Chip Design Verification Engineer - UVM & Coverage

MediaTek Research Lab Inc.

Singapore

On-site

SGD 42,000 - 62,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

MediaTek Research Lab Inc. in Singapore invites applications for an ASIC DV Engineer to join our verification team. You will verify modules/IP/SOC designs, develop test plans, and build robust verification environments to ensure high-quality silicon.

You will work hands-on with UVM, SystemVerilog, Verilog and SystemC on low-power, formal verification and advanced methodologies, with exposure to WiFi, 5G, AR/VR, AI and cloud networking, plus a structured program for professional development.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering or related.
  • Dedication to continuous self-developing and learning new technologies.
  • Good knowledge of chip design flow and EDA tools.
  • Strong coding skills in C/C++, Perl, Python, and Unix/Linux shell.

Responsibilities

  • Module/IP/SOC design verification.
  • Develop and review test plans.
  • Develop verification environment/testbench in Module/IP/SOC level.
  • Develop verification IP and reference model.
  • Implement test with randomization-based coverage driven verification methodology.
  • Implement functional and functional/code coverage closure.
  • Hands-on code/debug with UVM, SystemVerilog, Verilog and SystemC.
  • Low Power verification.
  • Formal verification.
  • Verification automation flow.

Skills

C/C++
Perl
Python
Unix/Linux shell
EDA tools
Chip design flow

Education

Bachelor’s degree in Electrical Engineering, Computer Engineering or related

Tools

EDA tools

Job description

MediaTek Research Lab Inc. in Singapore invites applications for an ASIC DV Engineer to join our verification team. You will verify modules/IP/SOC designs, develop test plans, and build robust verification environments to ensure high-quality silicon.

You will work hands-on with UVM, SystemVerilog, Verilog and SystemC on low-power, formal verification and advanced methodologies, with exposure to WiFi, 5G, AR/VR, AI and cloud networking, plus a structured program for professional development.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Engineer | IP/SOC & Low-Power
Design Verification Engineer | IP/SOC & Low-Power

MediaTek • Singapore

On-site
SGD 80,000 - 110,000
[2027 Campus Hire] Design Verification Engineer
[2027 Campus Hire] Design Verification Engineer

MediaTek Research Lab Inc. • Singapore

On-site
SGD 42,000 - 62,000
IC Verification Intern — Learn 5G/AI IC Design
IC Verification Intern — Learn 5G/AI IC Design

MediaTek • Singapore

On-site
SGD 60,000 - 100,000
[2027 Campus Hire] Design Verification Engineer
[2027 Campus Hire] Design Verification Engineer

MediaTek • Singapore

On-site
SGD 80,000 - 110,000
Senior SoC Verification Engineer — SystemVerilog & UVM Expert
Senior SoC Verification Engineer — SystemVerilog & UVM Expert

Realtek Singapore Private Limited • Singapore

On-site
SGD 90,000 - 130,000
IC Verification Intern: Mentorship in ASIC/SoC for 5G/AI
IC Verification Intern: Mentorship in ASIC/SoC for 5G/AI

MediaTek Research Lab Inc. • Singapore

On-site
SGD 56,000 - 100,000
Lead engineer-Design verification
Lead engineer-Design verification

Uni Connect • Singapore

On-site
SGD 80,000 - 120,000
Senior ASIC Verification Engineer — SoC & IP Blocks
Senior ASIC Verification Engineer — SoC & IP Blocks

REALTEK SINGAPORE PRIVATE LIMITED • Singapore

On-site
SGD 60,000 - 90,000
Senior ASIC Verification Engineer (UVM, Formal)
Senior ASIC Verification Engineer (UVM, Formal)

Uni Connect • Singapore

On-site
SGD 80,000 - 120,000
Staff Digital Verification Engineer for AI Datacenter SoCs
Staff Digital Verification Engineer for AI Datacenter SoCs

Analog Devices • Singapore

On-site
SGD 120,000 - 180,000