Physical Design Engineer

Altera

George Town

On-site

MYR 60,000 - 90,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Altera in Penang, Malaysia is seeking a hands-on Physical Design Engineer to implement IPs and SoCs from RTL to GDS. You will drive synthesis, place-and-route, STA, clocking, power integrity and signoff, delivering robust design databases for manufacturing.

The role requires 3+ years in physical design, scripting (Perl/TCL/Python), and experience with VHDL/Verilog; mentoring teammates and improving design methodologies are valued.

Qualifications

  • Bachelor's degree in computer engineering, electronic Engineering or related field.
  • 3+ years of relevant experience in physical design flow and EDA tools, with multiple tape-out experience in deep submicron nodes.
  • Hands-on scripting with Perl, TCL, Python; HDL knowledge of VHDL and Verilog.

Responsibilities

  • Perform physical design implementation of IP and SoC designs from RTL to GDS to create manufacturable design databases.
  • Conduct synthesis, place-and-route, clock tree synthesis, floor planning, STA, PDS, power/clock distribution, reliability and noise analysis; signoff activities.
  • Mentor junior team members and contribute to flow automation and design methodology improvements.

Skills

Mentoring
Analytical thinking
Teamwork
Multitasking

Education

Bachelor's degree in Computer/Electronic Engineering

Tools

Perl
TCL
Python
VHDL
Verilog

Job description

Job Details

Job Description: Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis. Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking. Analyzes results and makes recommendations to fix violations for current and future product architecture. Possesses expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools. Optimizes design to improve product-level parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.

Qualifications

Education Requirements: Bachelor's degree in computer engineering, electronic Engineering or related field.

Minimum Qualifications 3+ years of relevant experience in the following areas: Have multiple tape-out experience in deep submicron process nodes in depth, extensive knowledge and hands-on experience in physical design flow and relevant EDA tools in depth, extensive knowledge and hands-on experience in physical design signoff flow, such as STA flow, LEC flow, ERC flow and DRC flow. Hands-on expertise with scripting languages such as Perl, TCL, Python and knowledge of hardware description languages of VHDL and Verilog. Experience of mentoring junior team members and charting their development for success. Possess strong initiative, analytical/problem solving skills, team working skills, ability to multitask and be able to work within a diverse team environment.

Preferred Requirements

Bachelor or master's degree in computer engineering, Electronic Engineering or related field. 3+ years of experience in the following areas: Physical design involving multiple clock domains and clock, power management. Low power design, tools and methodologies. Power intent UPF specifications.

Job Type

Regular Shift: Shift 1 (Malaysia)

Primary Location: Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

About Altera

Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer
Senior Physical Design Engineer

Altera • George Town

On-site
MYR 120,000 - 180,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Altera • Penang

On-site
MYR 180,000 - 300,000
Senior Physical Design Engineer
Senior Physical Design Engineer

754 Altera Semiconductor Technology (M) Sdn. Bhd. • George Town

On-site
MYR 140,000 - 230,000
Physical Design Engineer
Physical Design Engineer

754 Altera Semiconductor Technology (M) Sdn. Bhd. • George Town

On-site
MYR 60,000 - 80,000
Embedded IP Design Engineer
Embedded IP Design Engineer

754 Altera Semiconductor Technology (M) Sdn. Bhd. • George Town

On-site
MYR 20,000 - 27,000
FPGA Hardware Board Design Engineer
FPGA Hardware Board Design Engineer

Altera Corporation • Malaysia

On-site
MYR 180,000 - 300,000
Embedded IP Design Engineer
Embedded IP Design Engineer

Altera • George Town

On-site
MYR 42,000 - 72,000
Principal NoC IP Micro-Architect
Principal NoC IP Micro-Architect

Altera • George Town

On-site
MYR 240,000 - 360,000
Physical Design Engineer - RTL to GDS, Power & Timing
Physical Design Engineer - RTL to GDS, Power & Timing

Altera • George Town

On-site
MYR 60,000 - 90,000
Analog Layout Design Engineer
Analog Layout Design Engineer

Altera • George Town

On-site
MYR 180,000 - 300,000