Turn this role into an interview — a resume and cover letter built around what this employer wants.
UST in Penang, Malaysia seeks a senior Design Verification leader to guide the DV team and drive key verification programs across ASIC/SoC projects.
You will shape DV strategy, test plans, schedules, and ensure coverage targets while reviewing testbenches, SystemVerilog/UVM code, and risk mitigation with RTL, architecture, emulation, and software teams.