Design Verification Manager

UST

Penang

On-site

MYR 180,000 - 240,000

Full time

3 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

UST in Penang, Malaysia seeks a senior Design Verification leader to guide the DV team and drive key verification programs across ASIC/SoC projects.

You will shape DV strategy, test plans, schedules, and ensure coverage targets while reviewing testbenches, SystemVerilog/UVM code, and risk mitigation with RTL, architecture, emulation, and software teams.

Qualifications

  • 10+ years in ASIC/SoC Design Verification with leadership responsibilities.
  • Strong knowledge of SystemVerilog and UVM.
  • Experience with functional coverage, assertions, and verification methodologies.

Responsibilities

  • Lead and manage the Design Verification team and projects.
  • Define DV strategy, methodology, test plans, and verification schedules.
  • Drive functional, system-level, and regression verification to achieve coverage targets.
  • Review testbench, SystemVerilog/UVM, assertions, and coverage implementation.
  • Work closely with RTL, architecture, emulation/FPGA, and software teams to resolve issues.
  • Mentor engineers and drive continuous improvement of DV processes.

Skills

SystemVerilog
UVM
Functional coverage
Assertions
People management

Job description

  • Lead and manage the Design Verification team and projects.
  • Define DV strategy, methodology, test plans, and verification schedules.
  • Drive functional, system-level, and regression verification to achieve coverage targets.
  • Review testbench, SystemVerilog/UVM, assertions, and coverage implementation.
  • Work closely with RTL, architecture, emulation/FPGA, and software teams to resolve issues.
  • Mentor engineers and drive continuous improvement of DV processes.
Requirements
  • 10+ years of experience in ASIC/SoC Design Verification, with proven team/project leadership experience.
  • Strong knowledge of SystemVerilog and UVM.
  • Experience with functional coverage, assertions, and verification methodologies.
  • Strong debugging, problem-solving, communication, and people-management skills.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Emulation Engineer
Design Verification Emulation Engineer

UST • Penang

On-site
MYR 90,000 - 180,000
Design Verification Engineer
Design Verification Engineer

REALTEK SEMICONDUCTOR (MALAYSIA) SDN. BHD. • Kuala Lumpur

On-site
MYR 120,000 - 180,000
Senior Design Verification Lead - UVM & Testbench Automation
Senior Design Verification Lead - UVM & Testbench Automation

Agensi Pekerjaan Executive Recruiters • Kuala Lumpur

On-site
MYR 180,000 - 240,000
Design Verification Engineer
Design Verification Engineer

XINPAL (MALAYSIA) SDN. BHD. • Bayan Lepas

On-site
MYR 70,000 - 110,000
Emulation Engineer
Emulation Engineer

UST Malaysia • Bayan Lepas

On-site
MYR 90,000 - 130,000
FPGA Silicon Design Verification Engineer
FPGA Silicon Design Verification Engineer

Altera • Bayan Lepas

On-site
MYR 120,000 - 180,000
Senior AMS Verification Engineer
Senior AMS Verification Engineer

UST Malaysia • Bayan Lepas

On-site
MYR 180,000 - 260,000
Technical Staff Engineer - Design
Technical Staff Engineer - Design

SHIVZ Solution • Penang

On-site
MYR 240,000 - 360,000
DFX Design Verification Engineer
DFX Design Verification Engineer

UST • Penang

On-site
MYR 90,000 - 130,000
FPGA Silicon Design Verification Engineer
FPGA Silicon Design Verification Engineer

Altera Corporation • Malaysia

On-site
MYR 180,000 - 300,000