Emulation Engineer

UST Malaysia

Bayan Lepas

On-site

MYR 90,000 - 130,000

Full time

2 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

UST Malaysia is seeking an experienced Design Verification Engineer to develop and execute verification plans for SoC/IP designs, with hands-on experience in simulation, debugging, and functional verification. The role includes supporting emulation/FPGA-based verification and writing C/C++ test code.

Applicants should have 4+ years in design verification and strong SystemVerilog/UVM knowledge, DV methodologies, and a solid background in emulation or FPGA environments.

Qualifications

  • 4+ years of experience in Design Verification.
  • Bachelor's/Master's degree in Electrical/Electronic Engineering, Computer Engineering, or related field.
  • Strong experience in SystemVerilog/UVM and DV methodologies.
  • Hands-on experience with Emulation or FPGA preferred.
  • Proficiency in C/C++ programming.

Responsibilities

  • Develop and execute verification plans for SoC/IP designs.
  • Perform simulation, debugging, and functional verification.
  • Support Emulation/FPGA-based verification.
  • Write and debug C/C++ test code.
  • Work closely with RTL/design teams to identify and resolve issues.

Skills

SystemVerilog
UVM
C/C++
DV methodologies

Education

Bachelor's/Master's degree in Electrical/Electronic Engineering, Computer Engineering, or related field

Tools

Emulation
FPGA

Job description

  • Develop and execute verification plans for SoC/IP designs.
  • Perform simulation, debugging, and functional verification.
  • Support Emulation/FPGA-based verification.
  • Write and debug C/C++ test code.
  • Work closely with RTL/design teams to identify and resolve issues.
Requirements
  • 4+ years of experience in Design Verification.
  • Bachelor's/Master's degree in Electrical/Electronic Engineering, Computer Engineering, or related field.
  • Strong experience in SystemVerilog/UVM and DV methodologies.
  • Hands-on experience with Emulation or FPGA is preferred.
  • Proficiency in C/C++ programming.
  • Experience with SoC/IP verification, debugging, and simulation tools.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Emulation & SoC Verification Engineer
Emulation & SoC Verification Engineer

UST Malaysia • Bayan Lepas

On-site
MYR 90,000 - 130,000
Design Verification Emulation Engineer
Design Verification Emulation Engineer

UST • Penang

On-site
MYR 90,000 - 180,000
DFX DV Emulation Engineer (SoC Level)
DFX DV Emulation Engineer (SoC Level)

UST • Penang

On-site
MYR 70,000 - 110,000
ASIC/SoC Verification & Emulation Engineer
ASIC/SoC Verification & Emulation Engineer

UST • Penang

On-site
MYR 90,000 - 180,000
Design Verification Engineer
Design Verification Engineer

REALTEK SEMICONDUCTOR (MALAYSIA) SDN. BHD. • Kuala Lumpur

On-site
MYR 120,000 - 180,000
DFX Design Verification Engineer
DFX Design Verification Engineer

UST • Penang

On-site
MYR 90,000 - 130,000
Emulation Engineer (Zebu/Palladium platform)
Emulation Engineer (Zebu/Palladium platform)

UST • Penang

On-site
MYR 120,000 - 210,000
Design Verification Manager
Design Verification Manager

UST • Penang

On-site
MYR 180,000 - 240,000
Senior Silicon Design Engineer - Emulation & Validation Lead
Senior Silicon Design Engineer - Emulation & Validation Lead

Advanced Micro Devices • Seberang Perai

Hybrid
MYR 134,000 - 201,000
AMD benefits at a glance
Senior Emulation Engineer
Senior Emulation Engineer

Altera • Bayan Lepas

On-site
MYR 180,000 - 260,000