Senior Digital Design Lead RTL/Signoff for High‑Speed IPs

Infineon Technologies AG

Pavia

In loco

EUR 57.600 - 79.200

Tempo pieno

14 giorni+
Generatore di candidature

Non inviare un curriculum generico — genera un curriculum e una lettera di presentazione personalizzati per questo specifico impiego.

Supera i filtri ATS

Descrizione del lavoro

Infineon Technologies AG is looking for an experienced digital design leader in Pavia, Italy. You will lead the Digital Design team, oversee RTL design for advanced Analog/Mixed-Signal IPs, and collaborate with cross-functional teams to achieve design excellence.

A successful candidate should have over 10 years of experience in RTL design, expert-level Verilog/SystemVerilog skills, and a strong leadership mindset. The role offers a competitive salary range between €57,600 and €79,200 annually.

Competenze

  • 10+ years of experience in RTL design for Analog/Mixed-Signal IPs.
  • Strong leadership mindset with the ability to guide and inspire engineering teams.
  • Expert-level proficiency in Verilog/SystemVerilog.
  • Solid understanding of the full digital design flow.
  • Fluency in English (mandatory).

Mansioni

  • Lead the Digital Design team from specification to successful silicon bring-up.
  • Design digital components for advanced Analog/Mixed-Signal IPs.
  • Collaborate with System Architecture teams to implement complex digital functions.
  • Partner with Analog Design teams for seamless digital control integration.

Conoscenze

RTL design for Analog/Mixed-Signal IPs
Leadership
Verilog/SystemVerilog
Digital Test Methodologies
High-speed SerDes

Descrizione del lavoro

Infineon Technologies AG is looking for an experienced digital design leader in Pavia, Italy. You will lead the Digital Design team, oversee RTL design for advanced Analog/Mixed-Signal IPs, and collaborate with cross-functional teams to achieve design excellence.

A successful candidate should have over 10 years of experience in RTL design, expert-level Verilog/SystemVerilog skills, and a strong leadership mindset. The role offers a competitive salary range between €57,600 and €79,200 annually.

Ottieni la revisione del curriculum gratis e riservata.
o trascina qui il file.
Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Lead Digital Design Architect - High-Speed IPs & Signoff
Lead Digital Design Architect - High-Speed IPs & Signoff

Infineon Technologies • Cascina Priora

In loco
EUR 57.000 - 80.000
Principal Digital Design Engineer (f/m/div)
Principal Digital Design Engineer (f/m/div)

Infineon Technologies AG • Pavia

In loco
EUR 57.000 - 80.000
Senior Analog Mixed-Signal Designer (SerDes)
Senior Analog Mixed-Signal Designer (SerDes)

Infineon Technologies AG • Pavia

In loco
EUR 43.000 - 60.000
Senior Analog Mixed-Signal Design Engineer High-Speed SerDes
Senior Analog Mixed-Signal Design Engineer High-Speed SerDes

Infineon Technologies • Cascina Priora

In loco
EUR 43.000 - 60.000
Principal Digital Design Engineer (f/m/div)
Principal Digital Design Engineer (f/m/div)

Infineon Technologies • Cascina Priora

In loco
EUR 57.000 - 80.000
Staff Analog Mixed-Signal Design Engineer (f/m/div)
Staff Analog Mixed-Signal Design Engineer (f/m/div)

Infineon Technologies • Cascina Priora

In loco
EUR 43.000 - 60.000
Senior Digital IC Design Engineer (RTL/Verilog)
Senior Digital IC Design Engineer (RTL/Verilog)

NXP Semiconductors • Catania

In loco
EUR 51.000 - 70.000
Annual incentive opportunities
Equity participation
Comprehensive benefits package
+1
Lead High-Speed Digital IC Design & RTL Architecture
Lead High-Speed Digital IC Design & RTL Architecture

ams Italy S.r.l. • Pavia

In loco
EUR 90.000 - 130.000
Semiconductor Engineer – Design, Verification & Embedded
Semiconductor Engineer – Design, Verification & Embedded

Infineon Technologies AG • Padova

In loco
EUR 65.000 - 90.000
Senior Digital Backend Engineer: RTL2GDS & Timing Signoff
Senior Digital Backend Engineer: RTL2GDS & Timing Signoff

ams OSRAM • Cascina Priora

In loco
EUR 35.000 - 65.000