Senior Digital Design Engineer - MCU

NXP Semiconductors

Catania

In loco

EUR 51.000 - 70.000

Tempo pieno

3 giorni fa
Candidati tra i primi
Generatore di candidature

Una candidatura apposita per questa offerta — un curriculum e una lettera di presentazione personalizzati, perfettamente in linea con l'annuncio.

Supera i filtri ATS

Descrizione del lavoro

NXP Semiconductors in Italy's Catania site is developing a new team to create high-impact MCUs and SOCs for edge AI. You will design digital sub-circuits, code RTL in Verilog/SystemVerilog, and contribute to verification, DFT, and post-silicon validation.

The role collaborates with analog, mixed-signal and software teams to define interfaces, optimize performance, and ensure power integrity, quality, and timely delivery in a team-driven environment.

Competenze

  • Master's degree in Electrical Engineering, Electronics Engineering, or related field.
  • Expertise in Verilog/SystemVerilog for RTL design and verification.
  • Familiarity with industry-standard EDA tools for RTL coding and synthesis, STA, formal verification.
  • Understanding of digital design principles, CDC issues, power integrity, and low-power design techniques.
  • Experience with scripting languages (e.g., Python, Perl, Tcl) for automation and design flow optimization.
  • Attitude to problem-solving, attention to details and ability to work in team oriented environment.
  • Strong communication and interpersonal skills, with the ability to work effectively in a collaborative team environment.
  • Ability to take initiative, work independently, and lead technical discussions.

Mansioni

  • Develop digital sub-circuits related to complex System-on-Chip (SOC) based on pre-defined specification, RTL coding (Verilog/SystemVerilog), synthesis, STA, formal verification, and power analysis competences.
  • Collaborate closely with analog, mixed-signal, and software teams to define interfaces, optimize system performance and ensure seamless integration.
  • Follow design methodologies shared among the team to guarantee time schedule and satisfy quality targets criteria.
  • Perform comprehensive design verification using simulation tools, formal verification techniques, and hardware emulation.
  • Participate in post-silicon validation and debug activities, identifying and resolving issues to ensure product quality.
  • Generate detailed design documentation, including specifications, test plans, and design reviews.
  • Stay abreast of industry trends, emerging technologies, and best practices in digital IC design methodology shared in the team.

Conoscenze

Verilog/SystemVerilog
EDA tools
Python scripting
Teamwork
Communication

Formazione

Master's degree in Electrical Engineering or related field

Strumenti

Verilog/SystemVerilog
EDA tools
Scripting (Python, Perl, Tcl)

Descrizione del lavoro

NXP’s Industrial & IoT Edge solutions range from the smallest MCUs to very high-performance processors to provide real-time insights and efficient automation when performance matters most. NXP’s advanced portfolio of edge processing solutions lets developers explore their most innovative ideas with confidence, enabling applications across the autonomous home, industrial automation, and personal electronics.

NXP is building new teams in Catania to create high impact micro-controllers (MCU) as part of NXP’s intelligent AI at the Edge. This team will include a wide range of engineering talent from analog to SOC digital design. Full product development local will product world class ICs at a world class pace.

This team will include all key engineering disciplines in Analog and Digital Design, Architecture definition, Verification, DfT and Physical Design to produce high performance and quality products.

Your Responsibilities.
  • Develop digital sub-circuits related to complex System-on-Chip (SOC) based on pre-defined specification, RTL coding (Verilog/SystemVerilog), synthesis, static timing analysis (STA), formal verification, and power analysis competences. Contribute to design for testability (DFT) implementation and verification, debugging skills.
  • Collaborate closely with analog, mixed-signal, and software teams to define interfaces, optimize system performance and ensure seamless integration.
  • Follow design methodologies shared among the team to guarantee time schedule and satisfy quality targets criteria.
  • Perform comprehensive design verification using simulation tools, formal verification techniques, and hardware emulation.
  • Participate in post-silicon validation and debug activities, identifying and resolving issues to ensure product quality.
  • Generate detailed design documentation, including specifications, test plans, and design reviews.
  • Stay abreast of industry trends, emerging technologies, and best practices in digital IC design methodology shared in the team.
Your Profile.
  • Master's degree in Electrical Engineering, Electronics Engineering, or related field.
  • Expertise in Verilog/SystemVerilog for RTL design and verification.
  • Familiarity with industry-standard EDA tools for RTL coding and synthesis, STA, formal verification.
  • Understanding of digital design principles, clock domain crossing (CDC) issues, power integrity, and low-power design techniques.
  • Experience with scripting languages (e.g., Python, Perl, Tcl) for automation and design flow optimization.
  • Attitude to problem-solving, attention to details and ability to work in team oriented environment.
  • Strong communication and interpersonal skills, with the ability to work effectively in a collaborative team environment.
  • Ability to take initiative, work independently, and lead technical discussions.

NXP is committed to equal pay for equal work and work of equal value and applies fair, consistent and transparent remuneration practices.

As of the date of this posting, the estimated gross annual base salary range for this position in Italy is between 50,600 € and 69,600 € annually. This range is intended as a guideline. Actual compensation may vary based on qualifications, experience, skills, and specific business or organizational needs. This position falls under the applicable National Collective Labour Agreement (Metalmeccanica Industria). Where relevant, the total compensation package may also include additional elements such as annual incentive opportunities and/or equity, along with a competitive benefits package.

More information about NXP in Italy...

Ottieni la revisione del curriculum gratis e riservata.
o trascina qui il file.
Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Junior Digital Design Engineer - MCU
Junior Digital Design Engineer - MCU

NXP Semiconductors • Catania

Ibrido
EUR 31.000 - 43.000
Junior Digital Verification Engineer - MCU
Junior Digital Verification Engineer - MCU

NXP Semiconductors • Catania

In loco
EUR 31.000 - 43.000
Digital Verification Engineer - MCU
Digital Verification Engineer - MCU

NXP Semiconductors • Catania

Ibrido
EUR 38.000 - 52.000
Junior Physical Design Engineer - MCU
Junior Physical Design Engineer - MCU

NXP Semiconductors • Catania

In loco
EUR 31.000 - 43.000
Annual incentive opportunities
Equity or stock options
Benefits package
Principal Physical Design Engineer - MCU
Principal Physical Design Engineer - MCU

NXP Semiconductors • Catania

In loco
EUR 61.000 - 84.000
Annual incentives
Equity
Competitive benefits package
Principal HW/SW Co-Design
Principal HW/SW Co-Design

NXP Semiconductors • Catania

In loco
EUR 61.000 - 84.000
Equity
Annual incentive
Junior Digital IC Design Engineer (Verilog/SV)
Junior Digital IC Design Engineer (Verilog/SV)

NXP Semiconductors • Catania

Ibrido
EUR 31.000 - 43.000
Senior Digital IC Design Engineer – RTL/Verilog, Edge AI
Senior Digital IC Design Engineer – RTL/Verilog, Edge AI

NXP Semiconductors • Catania

In loco
EUR 51.000 - 70.000
Senior Physical Design Engineer - Edge MCU Specialist
Senior Physical Design Engineer - Edge MCU Specialist

NXP Semiconductors • Catania

In loco
EUR 61.000 - 84.000
Annual incentives
Equity
Competitive benefits package
Principal Digital Design Engineer (f/m/div)
Principal Digital Design Engineer (f/m/div)

Infineon Technologies AG • Pavia

In loco
EUR 57.000 - 80.000