Senior Digital Backend Engineer - RTL2GDS & Timing Champion

ams OSRAM

Lombardia

On-site

EUR 65,000 - 90,000

Full time

5 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

ams OSRAM seeks a skilled Digital Backend Engineer to drive physical implementation of complex ICs in a collaborative, global team. You will execute RTL2GDS steps, refine timing constraints with digital designers, and run STA and signoff checks to ensure robust silicon.

Candidates should hold a Master’s degree in electronics or related field, be fluent in English, and bring Cadence flow proficiency with a strong grasp of signoff verification and problem-solving abilities.

Qualifications

  • Master’s degree in Electronics Engineering, Electrical Engineering, Physics or similar.
  • Strong proficiency in digital backend design tools and flows (Cadence flow).
  • Solid understanding of Signoff Checks (timing closure, signal integrity, EMIR, physical verification).
  • Ability to work independently and in team environments.
  • Fluency in English is mandatory, Italian is beneficial.

Responsibilities

  • Perform Digital Physical Implementation for complex integrated circuits.
  • Execute all the steps of RTL2GDS flow (synthesis, floorplan, Place&Route, EMIR analysis, ECO flows).
  • Interact with digital designers to refine SDC timing constraints for synthesis and place & route.
  • Run Static Timing Analysis (STA) and Signoff checks.
  • Help to debug designs at both pre- and post-silicon.
  • Collaborate with cross-functional teams to deliver optimized backend solutions.

Skills

Fluency in English
Problem-solving
Communication skills
Teamwork
Independence

Education

Master’s degree in Electronics Engineering, Electrical Engineering, Physics or similar

Tools

Cadence flow

Job description

ams OSRAM seeks a skilled Digital Backend Engineer to drive physical implementation of complex ICs in a collaborative, global team. You will execute RTL2GDS steps, refine timing constraints with digital designers, and run STA and signoff checks to ensure robust silicon.

Candidates should hold a Master’s degree in electronics or related field, be fluent in English, and bring Cadence flow proficiency with a strong grasp of signoff verification and problem-solving abilities.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Digital Backend Engineer: RTL2GDS & Timing Signoff
Senior Digital Backend Engineer: RTL2GDS & Timing Signoff

ams OSRAM • Cascina Priora

On-site
EUR 35,000 - 65,000
Senior Digital Design Backend Engineer (d/m/f)
Senior Digital Design Backend Engineer (d/m/f)

ams OSRAM • Cascina Priora

On-site
EUR 35,000 - 65,000
Senior Digital Design Backend Engineer (d/m/f)
Senior Digital Design Backend Engineer (d/m/f)

ams OSRAM • Lombardia

On-site
EUR 65,000 - 90,000
Principal HS Digital Design Engineer (d/m/f)
Principal HS Digital Design Engineer (d/m/f)

ams Italy S.r.l. • Pavia

On-site
EUR 90,000 - 130,000
Senior High-Speed Digital Design Lead (RTL/Architecture)
Senior High-Speed Digital Design Lead (RTL/Architecture)

ams OSRAM • Lombardia

On-site
EUR 120,000 - 180,000
Equal opportunity employer
Principal HS Digital Design Engineer (d/m/f)
Principal HS Digital Design Engineer (d/m/f)

ams OSRAM • Lombardia

On-site
EUR 120,000 - 180,000
Equal opportunity employer
Principal Digital P&R Engineer - High-Speed ICs
Principal Digital P&R Engineer - High-Speed ICs

Ams Osram • Bardi

On-site
EUR 120,000 - 180,000
Principal Hs Digital Place & Route Engineer (D/M/F)
Principal Hs Digital Place & Route Engineer (D/M/F)

Ams Osram • Bardi

On-site
EUR 120,000 - 180,000
Senior Physical Design Engineer: RTL-to-GDSII Lead
Senior Physical Design Engineer: RTL-to-GDSII Lead

OPENCHIP & SOFTWARE TECHNOLOGIES • Roma

Hybrid
EUR 90,000 - 130,000
Hybrid work environment
Rome-based role
Collaborative research partnerships
Lead Digital Design Architect - High-Speed IPs & Signoff
Lead Digital Design Architect - High-Speed IPs & Signoff

Infineon Technologies • Cascina Priora

On-site
EUR 57,600 - 79,200