Digital IC Verification Engineer (UVM, SystemVerilog)

NXP Semiconductors

Catania

In loco

EUR 31.000 - 43.000

Tempo pieno

4 giorni fa

Candidati tra i primi

Generatore di candidature

Trasforma questa candidatura in un colloquio — un curriculum e una lettera di presentazione creati in base a ciò questo datore di lavoro sta cercando.

Supera i filtri ATS

Descrizione del lavoro

NXP Semiconductors in Italy is seeking an experienced digital IC verification engineer to develop comprehensive verification environments, test benches, and plans for high-performance MCU/SoC designs. You will collaborate across design, arch and software teams to ensure quality and performance, with exposure to industry-standard tools and scripting languages.

The role emphasizes verification methodology improvements, result analysis, and documentation of strategies and outcomes, with English

Competenze

Master's degree in electronic engineering, computer engineering, or related field.
2+ years of experience in digital IC design verification.
Strong proficiency in SystemVerilog and UVM.
Experience with Questa, VCS, and Xcelium simulators.
Knowledge of scripting languages: Python, Perl, or Tcl.
Understanding of digital design principles and architectures.
Excellent problem-solving and attention to detail.
Strong communication and teamwork skills.
Fluency in English (written and spoken).

Mansioni

Develop and implement verification environments and test benches using SystemVerilog and UVM.
Create verification plans based on design specs, identify key functionalities and corner cases.
Develop, execute, and debug test cases to verify designs.
Analyze results and coordinate with design engineers to resolve issues.
Maintain verification collateral: assertions, coverage models, scripts.
Participate in verification reviews and improve methodologies.
Collaborate across design, architecture and software teams.
Contribute to continuous improvement of verification flows and tools.
Document verification strategies, plans and results.