Analog Design Engineer - High-Performance Mixed-Signal ICs

NXP Semiconductors

Milano

In loco

EUR 90.000 - 130.000

Tempo pieno

12 ore fa
Candidati tra i primi
Generatore di candidature

Distinguiti per questo ruolo — genera un curriculum personalizzato e una lettera di presentazione in circa un minuto.

Supera i filtri ATS

Descrizione del lavoro

NXP Semiconductors France SAS seeks an Analog Design Engineer to contribute to innovative high-performance mixed-signal ICs. You will design, simulate, and verify critical analog blocks for next-generation products, collaborating with cross-functional teams.

The role involves schematic capture, layout supervision, and post-layout simulations, with ongoing participation in design reviews and documentation. English communication is essential.

Competenze

  • Master's or PhD in Electrical Engineering or related field.
  • 3+ years of analog IC design experience with a strong portfolio.
  • Solid fundamentals in analog circuit design and advanced concepts.
  • Proficient with Cadence Virtuoso, Spectre and Hspice.

Mansioni

  • Design, simulate, and verify analog circuits such as ADCs, DACs, PLLs, LDOs, amplifiers, and bandgap references.
  • Perform schematic capture, layout supervision, and post-layout simulations.
  • Collaborate with digital design, layout, test, and system engineering teams.
  • Conduct design reviews and contribute to technical documentation.
  • Analyze and resolve design issues including silicon debug and characterization.
  • Contribute to new product architectures and specifications.
  • Stay updated on latest analog design methodologies and tools.

Conoscenze

Analog IC design
3+ years experience
English communication

Formazione

Master's degree or PhD in Electrical Engineering

Strumenti

Cadence Virtuoso
Spectre
Hspice

Descrizione del lavoro

NXP Semiconductors France SAS seeks an Analog Design Engineer to contribute to innovative high-performance mixed-signal ICs. You will design, simulate, and verify critical analog blocks for next-generation products, collaborating with cross-functional teams.

The role involves schematic capture, layout supervision, and post-layout simulations, with ongoing participation in design reviews and documentation. English communication is essential.

Ottieni la revisione del curriculum gratis e riservata.
o trascina qui il file.
Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Analog Design Engineer
Analog Design Engineer

NXP Semiconductors • Milano

In loco
EUR 90.000 - 130.000
Lead Analog Layout Engineer – Mixed-Signal ICs
Lead Analog Layout Engineer – Mixed-Signal ICs

NXP Semiconductors • Catania

In loco
EUR 61.000 - 84.000
Principal Soc Design Lead
Principal Soc Design Lead

Nxp Semiconductors • Milano

In loco
EUR 120.000 - 180.000
Senior Digital IC Design Engineer (RTL/Verilog)
Senior Digital IC Design Engineer (RTL/Verilog)

NXP Semiconductors • Catania

In loco
EUR 51.000 - 70.000
Annual incentive opportunities
Equity participation
Comprehensive benefits package
+1
Lead Mixed-Signal Verification Engineer (AMS/SoC)
Lead Mixed-Signal Verification Engineer (AMS/SoC)

NXP Semiconductors • Catania

In loco
EUR 51.000 - 70.000
Senior Digital Design Engineer - MCU
Senior Digital Design Engineer - MCU

NXP Semiconductors • Catania

In loco
EUR 51.000 - 70.000
Annual incentive opportunities
Equity participation
Comprehensive benefits package
+1
Senior Physical Design Engineer - Edge MCU Specialist
Senior Physical Design Engineer - Edge MCU Specialist

NXP Semiconductors • Catania

In loco
EUR 61.000 - 84.000
Annual incentives
Equity
Competitive benefits package
Digital Verification Engineer - MCU
Digital Verification Engineer - MCU

NXP Semiconductors • Catania

In loco
EUR 38.000 - 52.000
Senior Mixed Signal Verification Engineer
Senior Mixed Signal Verification Engineer

NXP Semiconductors • Catania

In loco
EUR 51.000 - 70.000
Principal Physical Design Engineer - MCU
Principal Physical Design Engineer - MCU

NXP Semiconductors • Catania

In loco
EUR 61.000 - 84.000
Annual incentives
Equity
Competitive benefits package