Staff Layout Engineer – DPG Layout

Micron Technology, Inc.; Hyderabad; On-site; INR 4,000,000 - 7,000,000; Full time

Benefits offered by this job

Medical, dental and vision plans

Paid time off & holidays

Job summary

Micron Technology, Inc. seeks a Staff Layout Engineer to own analog and custom block layouts in advanced CMOS nodes. You will drive AI‑assisted layout flows, automate verification, and lead defect‑free production starts while mentoring engineers across CAD/Design teams.

The role requires 8+ years in analog layout, strong Cadence Virtuoso and Calibre skills, and a deep understanding of matching, EM, and parasitics. Collaboration with cross‑functional teams is essential.

Qualifications

• 8+ years of experience in analog/custom layout design
• Strong expertise in Cadence Virtuoso and Calibre with verification ownership
• Experience with memory layouts (DRAM/SRAM/CAM/OTP) and array‑to‑periphery
• Ability to develop AI‑driven automation for layout workflows

Responsibilities

• Own development and physical implementation of analog, mixed‑signal, and custom digital blocks
• Lead layout implementation using AI‑assisted workflows to accelerate placement, routing and optimization
• Automate layout verification (DRC, LVS, Antenna, ESD, etc.) and ensure timely delivery
• Mentor engineers on analog layout fundamentals and automation‑first practices

Skills

Analog layout design

Layout verification

AI‑driven automation

Memory layouts experience

Education

B.Tech in Electronics, E&C, or VLSI Engineering

M.Tech in VLSI Design, Microelectronics, or Electronics Engineering

Tools

Cadence Virtuoso

Calibre DRC/LVS

Python

TCL

Job description

Req. ID: JR105995 Staff Layout Engineer – DPG Layout

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Job Description

Role and Responsibilities

• Own the development and physical implementation of critical analog, mixed‑signal, and custom digital blocks, including block‑level and full‑chip layout ownership.
• Lead layout implementation using AI‑assisted and automated workflows, applying copilot‑based assistants, agentic AI flows, and rule‑aware automation to accelerate placement, routing and optimization.
• Perform and automate layout verification activities, including DRC, LVS, Antenna, Yield, ESD, TOTEM, EM/IR and quality checks.
• Drive on‑time delivery of blocks and partition‑level layouts with predictable quality and risk prediction/mitigation plans.
• Develop and deploy AI‑enabled methodologies for Semi‑automated floorplanning, parasitic estimation, layout consistency checks and best‑practice enforcement, repetitive layout task elimination via SKILL, Python, TCL or agent‑based flows.
• Demonstrate technical leadership in planning, area and cycle‑time estimation, delegation and execution.
• Guide and mentor engineers in Analog layout fundamentals, Automation‑first approach, Design‑for‑quality and design‑for‑yield practices
• Collaborate closely with Design, CAD, Verification, Reliability, and Program Management teams, clearly communicating technical risks, schedule impacts and any optimization opportunities.
• Drive continuous improvement by identifying manual bottlenecks and converting them into scalable automated flows.

Job Requirements

• 8+ years of experience in analog/custom layout design in advanced CMOS technology nodes.
• Strong expertise in Cadence Virtuoso (VLE/VXL) and Calibre DRC/LVS, with hands‑on ownership of verification closure.
• Proven experience in layout of critical analog blocks, including but not limited to Temperature sensors, PLLs, ADCs, DACs, LDOs, bandgaps, reference generators, Charge pumps, etc
• Hands‑on experience with memory layouts, including DRAM, SRAM, CAM, OTP and understanding of array‑to‑periphery integration.
• Deep understanding of analog layout fundamentals, including Matching and symmetry, EM, latch‑up, coupling, crosstalk, IR‑drop, shielding, guard‑ring strategies, parasitic effects.
• Strong ability to interpret design intent and constraints and translate them into high‑quality, manufacturable layouts.
• Proven expertise in defining, developing, and scaling AI‑driven automation and AI‑assisted methodologies for complex layout workflows.
• Demonstrated problem‑solving skills in physical verification, debug, and layout optimization dedicated to improving yield.

Education

• B.Tech in Electronics, Electronics & Communication, or VLSI Engineering
• M.Tech in VLSI Design, Microelectronics, or Electronics Engineering

Job Profile(s):

Semiconductor Design Engineer 4

Relocation level: (TBD)

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time‑off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.