Principal Layout Engineer-DPG-LPDDR

Micron Technology, Inc

Hyderabad

On-site

INR 4,000,000 - 7,000,000

Full time

6 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental and vision plans
Paid time-off and holidays
Benefits programs

Job summary

Micron Technology, Inc. is seeking a Principal Layout Engineer-DPG-LPDDR to lead full-chip floor planning, integration, and tape-out for advanced memory designs in Hyderabad.

You will drive layout implementations for analog, mixed-signal, memory, and high-speed interfaces while ensuring DRC/LVS/ERC closure and reliability. Strong leadership, deep Cadence/Calibre proficiency, and experience with AI-powered engineering workflows are essential.

Qualifications

  • Experience leading full-chip programs from concept through silicon tape-out.
  • Hands-on layout of analog and mixed-signal designs including memory and high-speed interfaces.
  • Proficiency with Python, SKILL, Tcl and automation in EDA workflows.

Responsibilities

  • Lead full-chip floor planning, integration, physical implementation, signoff, and tape-out.
  • Drive layout implementation of complex analog, mixed-signal, memory, and high-speed interfaces.
  • Own DRC, LVS, ERC, EMIR, reliability, and manufacturability closure.
  • Define and scale layout methodologies, best practices, and execution frameworks.
  • Leverage AI/Agentic AI to improve layout productivity and automation.
  • Lead cross-functional and global teams, mentor engineers, and drive technical excellence.

Skills

Full-chip floor planning
Analog & mixed-signal layout
Memory & high-speed interface layout
Python
Cadence Virtuoso
Calibre
StarRC
AI/Generative AI in design

Education

B. Tech / M. Tech in Electrical Engineering or related field

Tools

Cadence tools
Calibre
StarRC

Job description

Req. ID: JR108773 Principal Layout Engineer-DPG-LPDDR

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Key Responsibilities
  • Lead full-chip floor planning, integration, physical implementation, signoff, and tape-out execution.
  • Drive layout implementation of complex analog, mixed-signal, memory, and high-speed interface designs.
  • Own DRC, LVS, ERC, EMIR, reliability, and manufacturability closure.
  • Define and scale layout methodologies, best practices, and execution frameworks.
  • Leverage Artificial Intelligence, Machine Learning, and Agentic AI to improve layout productivity, design quality, automation, and faster decision-making.
  • Drive automation initiatives using AI-assisted design, verification, debugging, and knowledge management solutions.
  • Lead cross-functional and global teams, mentor engineers, and drive technical excellence.
Qualifications
  • B. Tech /M. Tech in Electrical Engineering, Electronics, VLSI, or related field.
  • 15+ years of hands-on custom layout experience.
  • Proven success leading full-chip programs from concept through silicon tape-out.
  • Analog & Mixed-Signal Layout
  • Memory & High-Speed Interface Layout
  • Full-Chip Floor planning & Integration
  • Signal Integrity, Power Integrity, EM/IR
  • Physical Verification & Signoff
  • Advanced Node Technologies (FinFET/GAA)
  • Strong proficiency with Cadence Virtuoso, Calibre, StarRC, Totem, and related EDA tools.
  • Proven experience leveraging AI/Generative AI/Agentic AI to enhance engineering productivity and design automation.
  • Excellent technical leadership, communication, and problem-solving skills.
  • Experience with LPDDR, HBM, NAND, SERDES, PCIe, UCIe, or advanced SoC products.
  • Strong Python, SKILL, Tcl, and automation expertise.
  • Experience building and deploying AI-powered engineering workflows and intelligent design agents.

Job Profile(s): Semiconductor Design Engineer 4

Relocation level: (TBD)

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth.

  • We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
  • Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • Additionally, Micron benefits include a robust paid time-off program and paid holidays.

For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Layout Engineer-DPG-LPDDR Hyderabad, Telangana, India Posted a day ago
Principal Layout Engineer-DPG-LPDDR Hyderabad, Telangana, India Posted a day ago

Micron Technology, Inc • Hyderabad

On-site
INR 3,500,000 - 5,500,000
Medical, dental & vision plans
Paid time-off
Paid holidays
Principal Layout Engineer-DPG-LPDDR
Principal Layout Engineer-DPG-LPDDR

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 6,000,000 - 9,000,000
Senior Layout Engineer – DPG LPDDR
Senior Layout Engineer – DPG LPDDR

Micron Technology, Inc • Hyderabad

On-site
INR 1,200,000 - 2,100,000
Medical, dental and vision plans
Robust paid time-off and holidays
Engineer/ Sr Memory Layout Engineer-DPG-LPDDR
Engineer/ Sr Memory Layout Engineer-DPG-LPDDR

Micron Technology, Inc • Hyderabad

On-site
INR 1,600,000 - 2,600,000
Medical, dental and vision plans
Paid time off
Paid holidays
+1
Senior Engineer- DEG Layout
Senior Engineer- DEG Layout

Micron Technology, Inc • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program
Layout Engineer, DPG IP DEV Layout
Layout Engineer, DPG IP DEV Layout

Micron Technology, Inc • Bengaluru

On-site
INR 1,200,000 - 2,200,000
Medical, dental and vision plans
Paid time off & holidays
Principal Layout Engineer-DPG-LPDDR
Principal Layout Engineer-DPG-LPDDR

Micron Technology • Hyderabad

On-site
INR 5,000,000 - 9,500,000
Staff layout Engineer – DPG Layout Hyderabad, Telangana, India Posted a day ago
Staff layout Engineer – DPG Layout Hyderabad, Telangana, India Posted a day ago

Micron Technology, Inc • Hyderabad

On-site
INR 3,500,000 - 5,500,000
Medical plans
Dental plans
Paid time off
Staff Layout Engineer – DPG Layout
Staff Layout Engineer – DPG Layout

Micron Technology • Hyderabad

On-site
INR 1,500,000 - 2,000,000
Senior layout Engineer – DPG Layout
Senior layout Engineer – DPG Layout

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 1,800,000 - 3,200,000