Senior Principal Engineer - Design Verification

Upscale

Bengaluru

Presencial

INR 4.000.000 - 8.000.000

Jornada completa

hace 16 horas
Sé de los primeros/as/es en solicitar esta vacante

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Descripción de la vacante

Upscale, Inc. is seeking a visionary Senior Principal DV Engineer in Bengaluru to define the global verification strategy for massive-scale networking SoCs.

You will lead cross-functional alignment from architecture to post-silicon, driving FPV and emulation adoption and ensuring high-quality, verifiable designs. You will mentor principal engineers, influence architectural decisions for testability, and act as the technical authority on complex issues blocking milestones.

Formación

  • 15+ to 17+ years of distinguished experience in ASIC/SoC verification with multiple tape-outs.
  • Deep knowledge of networking domain and its impact on full-chip verification constraints.
  • Proven experience leading full SoC verification environments and coordinating multi-subsystem integration.

Responsabilidades

  • Define the global verification strategy for multi-million gate networking SoCs.
  • Drive adoption of advanced verification methodologies including FPV and emulation.
  • Establish metrics and sign-off criteria across project lifecycles with zero-defect silicon.
  • Collaborate with Silicon Architects and Design Directors to optimize testability/verifiability.
  • Mentor senior engineers and foster engineering excellence across the site.
  • Act as technical authority for crisis debugging and cross-functional triage.

Conocimientos

SystemVerilog
UVM
Executive communication
SoC verification
Leadership & mentorship

Educación

B Tech / M Tech in Electronics/Electrical Eng or Computer Eng

Herramientas

Palladium
Zebu
FPV tooling

Descripción del empleo

Why join Upscale, Inc.

Upscale, Inc., is building the high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $500M in funding and rapid global adoption, we are scaling systems designed for the world’s most demanding AI workloads.

Why join Upscale, Inc.

Upscale, Inc., is building the high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $500M in funding and rapid global adoption, we are scaling systems designed for the world’s most demanding AI workloads.

We focus on first-principles engineering across silicon, systems, and networking—where performance, scale, and execution are critical. Our team is talent-dense and high-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact.

If you’re looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI—Upscale is where you can produce meaningful work at the frontier—and operate at a high standard.

Experience Level: 17+ Years (or 15+ with exceptional strategic track record)

Location: Bangalore, India (On-Site)

Position Type: Full-Time

About The Role

We are seeking a visionary Senior Principal DV Engineer to define the global verification strategy for our massive-scale networking SoCs. This is a high-impact, elite technical leadership role. You will be responsible for defining the overarching SoC verification methodology, driving cross-functional alignment from architecture to post-silicon, and pioneering next-generation verification technologies (such as Formal and Emulation). You will influence design architectures for verifiability and serve as a strategic technical advisor to executive leadership while steering the broader engineering organization.

Key Responsibilities
  • SoC Verification Strategy: Define, architect, and govern the overarching verification roadmap and methodology for full-scale, multi-million gate networking SoCs
  • Methodology Innovation: Drive the adoption of advanced methodologies. Seamlessly integrate Formal Property Verification (FPV), hardware emulation, and advanced shift-left strategies into the standard SoC timeline
  • High-Level Governance: Establish, track, and enforce rigorous quality metrics and sign-off criteria across the entire project lifecycle, ensuring zero-defect silicon
  • Architectural Influence: Work directly with Silicon Architects and Design Directors to review specs, optimize micro-architecture for testability/verifiability (DFV), and mitigate risk early
  • Organizational Mentorship: Mentor Principal engineers and technical leads across the site. Champion best practices, drive technical brainstorming, and cultivate a culture of engineering excellence
  • Crisis Debugging & Escalation: Act as the ultimate technical authority for critical, complex issues that block project milestones or require deep cross-functional triage
Required Qualifications & Skills
  • Experience: 15+ to 17+ years of distinguished experience in ASIC/SoC Verification, having successfully guided multiple complex, large-scale tape-outs from concept to production
  • Domain Leadership: Deep, comprehensive knowledge of the networking domain, with an understanding of how system-level traffic flow impacts full-chip verification constraints
  • Full-Scale SoC Scope: Proven experience leading full SoC-level verification environments, managing top-level testbenches, and coordinating multi-subsystem integration
  • Expertise: Authoritative knowledge of System Verilog, UVM, and structural verification planning
  • Influence & Communication: Outstanding executive communication skills. Ability to articulate complex technical risks and trade-offs clearly to both engineering teams and executive management
  • Education: B Tech/M Tech in Electronics/Electrical Engineering, Computer Engineering, or a related field
Preferred / Added Advantages
  • Strong, proven track record of deploying Formal Verification (FPV) at scale to displace traditional simulation
  • Experience integrating hardware emulation (e.g., Palladium, Zebu) into a unified simulation workflow

Where you fall within that range depends on your experience, skills, and impact—we benchmark against internal levels to keep things fair and consistent.

Equal Opportunity

Upscale, Inc., is building a team that reflects a wide range of perspectives, backgrounds, and experiences. We’re proud to be an Equal Opportunity Employer and consider all qualified applicants regardless of race, color, religion, national origin, sex, sexual orientation, gender identity, disability, or veteran status.

Accessibility & Accommodations

We’re committed to making our hiring process accessible to everyone. If you need accommodations at any stage, just reach out to us at hiring@upscaleai.com—we’re happy to help. Note: This inbox is only for accommodation requests.

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Senior Principal Engineer - Design Verification
Senior Principal Engineer - Design Verification

Upscale, Inc. • Bengaluru

Presencial
INR 4.500.000 - 7.500.000
Principal Engineer – Design Verification
Principal Engineer – Design Verification

Upscale • Bengaluru

Presencial
INR 6.000.000 - 11.000.000
Principal Engineer – Design Verification
Principal Engineer – Design Verification

Upscale, Inc. • Bengaluru

Presencial
INR 3.500.000 - 6.000.000
Principal Engineer – Design Verification
Principal Engineer – Design Verification

The Consensus • Bengaluru

Presencial
INR 4.000.000 - 10.000.000
Principal Engineer – Physical Design
Principal Engineer – Physical Design

Upscale • Bengaluru

Presencial
INR 2.500.000 - 4.500.000
Principal Engineer_RTL Design
Principal Engineer_RTL Design

Upscale, Inc. • Bengaluru

Presencial
INR 4.500.000 - 7.000.000
Principal Engineer_RTL Design
Principal Engineer_RTL Design

Upscale AI • Bengaluru

Presencial
INR 3.500.000 - 7.500.000
Principal Engineer_SDK, SAI & Platform Debugging
Principal Engineer_SDK, SAI & Platform Debugging

Upscale, Inc. • Bengaluru

Presencial
INR 4.000.000 - 7.000.000
Principal Engineer – Physical Design
Principal Engineer – Physical Design

Upscale, Inc. • Bengaluru

Presencial
INR 6.000.000 - 9.000.000
Senior Manager – Physical Design
Senior Manager – Physical Design

Upscale, Inc. • Bengaluru

Presencial
INR 4.200.000 - 6.200.000
Equal Opportunity Employer
Accommodation support