Senior Physical Design Engineer-STA & SYNTHESIS

Mulya Technologies; Bengaluru; Vor Ort; INR 2.500.000 - 4.500.000; Vollzeit

Zusammenfassung

Mulya Technologies in Bengaluru seeks a Senior Physical Design Engineer-STA & Synthesis to own logic synthesis and quality signoff for key blocks and sub-chips. You will bridge front-end and back-end physical implementation teams, drive synthesis to meet high-frequency targets, and advise RTL with synthesis-friendly netlists.

This role offers growth into adjacent physical design areas including PNR and full-chip timing convergence, expanding your impact across the design flow with strong

Qualifikationen

• 5–8 years of ASIC/SoC Logic Synthesis and Static Timing Analysis experience.
• Strong knowledge of Verilog/SystemVerilog and RTL linting/CDC tools.
• Hands-on experience with Cadence Genus and STA signoff tools.
• Experience with SDC constraints and MMMC analysis.
• Proficiency in Tcl, Python, or Perl for automation.

Aufgaben

• Drive complete logic synthesis for designated blocks and sub-chips, optimizing area, power and performance.
• Collaborate with RTL and Physical Design teams to deliver clean, linted netlists.
• Lead timing convergence, LOL optimization and signoff quality checks.
• Expand into PNR adjacencies and full-chip timing convergence.
• Provide RTL guidance and micro-architecture input to improve synthesis outcomes.

Kenntnisse

Logic Synthesis

STA

Cadence Genus

Signoff Tools

Verilog

SystemVerilog

RTL Linting

CDC Tools

Tcl

Python

Cross-Functional

Automation

Ausbildung

B.E./B.Tech in ECE/CS

Tools

Cadence Innovus

ICC2

Tempus

PrimeTime

Jobbeschreibung

Title: Senior Physical Design Engineer-STA & SYNTHESIS

About Company:

We are hiring for organization which is leader in advanced AI hardware and software systems for edge-to-cloud computing. Its robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. It was launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.

Job Description:

We are seeking a highly skilled VLSI Synthesis & STA Specialist to take end-to-end ownership of logic synthesis and quality signoff for key blocks and sub-chips.

In this role, you will act as a critical bridge between the front-end design and back-end physical implementation teams.

You will not only drive synthesis execution to meet aggressive target frequencies but also act as an advisor to the RTL team, providing structural feedback to optimize the netlist.

This role offers a distinct growth trajectory, with the expectation to expand into adjacent physical design territories, including Place and Route (PNR) and comprehensive timing convergence.

Key Responsibilities

• Synthesis Ownership: Drive and own the complete logic synthesis process for all designated blocks and sub-chips, ensuring optimal area, power, and performance metrics.
• Quality Signoff: Define, execute, and monitor rigorous sanity checks to achieve a high-quality, pristine Synthesis Signoff.
• RTL Collaboration: Work closely with RTL design engineers to ensure the delivery of a clean, fully linted netlist prior to handoff.
• Frequency & LOL Optimization: Deep dive into timing paths to ensure Levels of Logic (LOL) are strictly controlled and aligned with high-frequency target requirements.
• Micro-architecture Guidance: Go beyond reporting LOL violations; provide actionable RTL coding guidelines, structural recommendations, and micro-architecture inputs to help designers transform their code into a superior, synthesis-friendly netlist.
• Role Expansion: Progressively take on responsibilities in physical implementation adjacencies, actively participating in PNR execution, Static Timing Analysis (STA), and full-chip timing convergence.

Required Skills & Qualifications

• Experience: 5 to 8 years of proven experience in ASIC/SoC Logic Synthesis and Static Timing Analysis.
• EDA Tools Expertise: Hands-on experience with industry-standard synthesis tools, with a strong preference for Cadence Genus. Proficiency with STA signoff tools (e.g., Tempus, PrimeTime) is also required.
• Timing & STA: Strong foundational knowledge of STA, timing constraints (SDC), delay calculation, and multi-mode multi-corner (MMMC) analysis.
• RTL & Logic Fundamentals: Deep understanding of Verilog/SystemVerilog, digital logic design, and RTL linting/CDC tools.
• Netlist Optimization: Proven ability to analyze datapath architectures, identify logic bottlenecks, and recommend specific RTL changes to reduce logic depth.
• Scripting/Automation: Proficiency in Tcl, Python, or Perl for developing and maintaining synthesis flow automation and customized reporting scripts.
• Cross-Functional Communication: Excellent analytical and communication skills to effectively negotiate solutions between RTL and Physical Design teams.

Preferred Qualifications

• Prior exposure to Place and Route (PNR) flows (e.g., Innovus, ICC2) and a solid understanding of how synthesis decisions impact physical placement and routing congestion.
• Experience with Formal Verification / Logic Equivalence Checking (LEC/Formality).
• Knowledge of advanced technology nodes (e.g., 5nm, 3nm) and their specific synthesis/timing challenges.