A complete application in a minute
Tailored resume and cover letter, ready to send.
SiMaxTech Pvt Ltd in Bengaluru seeks an experienced Senior Analog Layout Engineer for an on-site, full-time role. You will translate schematics into optimized analog/mixed-signal layouts, perform floorplanning, and ensure foundry rule compliance to achieve performance, area, and reliability.
Responsibilities include LVS/DRC verification, layout methodology improvements, documentation, and mentoring. You will collaborate with analog designers on tape-out and multi-node design activities.
SiMaxTech Pvt Ltd is a fast-growing semiconductor design services company that delivers end-to-end chip solutions to global customers. The organization combines deep expertise across the semiconductor value chain to help clients build next-generation products with high performance, quality, and accelerated time-to-market. Its engineering team covers the full design spectrum, including Analog Circuit Design, RTL Design, Design Verification, Custom Layout, Physical Design, and Embedded Design, across process technologies from mature nodes like 65nm and 40nm to advanced nodes such as 7nm, 5nm, 3nm, and beyond. SiMaxTech emphasizes continuous learning, innovation, and execution excellence, offering holistic and scalable services throughout the full chip development lifecycle. With a customer-centric approach, the company aims to be the preferred global partner for semiconductor design, known for reliable, high-quality, and scalable solutions.
The Senior Analog Layout Engineer will be responsible for designing and implementing analog and mixed-signal layouts, ensuring compliance with foundry design rules and achieving optimal performance, area, and reliability. Day-to-day responsibilities include translating circuit schematics into optimized layout structures, performing floorplanning, matching-critical layout, parasitic-aware design, and collaborating closely with analog circuit designers to validate design intent. The role involves running layout versus schematic (LVS), design rule check (DRC), and other physical verification flows, resolving violations, and supporting tape-out activities. The engineer will also contribute to layout methodology improvements, documentation, and mentoring less-experienced team members. This is a full-time, on-site role based in Bengaluru.
Experience: 4+ Years
Notice Period: Immediate to 30 Days