A complete application in a minute
Tailored resume and cover letter, ready to send.
SILCOSYS Solutions Pvt. Ltd. in Bengaluru invites an experienced Analog Layout Engineer to join our on-site team.
The role focuses on translating schematics into robust analog and mixed-signal layouts, with emphasis on floorplanning, device placement, routing, and matching-critical techniques. You will perform physical verification (DRC, LVS, ERC) and collaborate with circuit design engineers to meet performance targets.
SILCOSYS Solutions collaborates with global clients to develop next-generation flagship products across mobile devices, networking equipment, consumer electronics, storage solutions, microprocessors, and graphics processors. The organization focuses on pioneering cutting-edge technologies that are highly specialized and rare in the industry. SILCOSYS is recognized for its expertise in designing highly complex SoCs for diverse applications. The company is further distinguished by one of the industry’s strongest analog/mixed-signal and software design teams, providing a dynamic environment for engineering professionals. Team members gain exposure to challenging projects, advanced tools, and continuous technical growth.
This is a full-time, on-site Analog Layout Engineer role based in Bengaluru, suitable for professionals with 4–15 years of experience. The Analog Layout Engineer will be responsible for creating and optimizing analog and mixed-signal layout designs, working closely with circuit design engineers to translate schematics into robust physical implementations. Daily tasks include floorplanning, device placement, routing, matching-critical layout, and ensuring compliance with design rules and performance requirements. The role involves conducting physical verification (DRC, LVS, ERC, and related checks), resolving layout and verification issues, and collaborating with cross-functional teams to meet schedule and quality targets. The engineer will also contribute to layout methodology improvements, documentation, and best practices for complex SoC and IP blocks.