Principal Design Engineer

Cadence Design Systems, Inc.; Bengaluru; On-site; INR 6,000,000 - 9,000,000; Full time

Job summary

Cadence Design Systems, Inc. in Bangalore is seeking a Principal Design Engineer with strong DDR memory verification expertise. The role focuses on verification of the DDR Subsystem including Memory Controller and PHY IP, using SV/UVM. You will work in a collaborative environment and mentor team members.

Requirements include BE/BTech/ME/MTech in ECE/VLSI, 8+ years of DV experience, RTL design background, and knowledge of DDR/HBM/IP verification.

Qualifications

• BE/BTech/ME/MTech - Electrical / Electronics / VLSI with experience as a design and verification engineer.
• 8+ years of Design Verification experience with SV/UVM.
• Strong background on functional verification fundamentals and environment development.
• Design Verification experience for complex designs and leading projects from concept to verification closure.
• Knowledge on verification components and metrics; RTL design experience with Verilog.

Responsibilities

• Functional Verification Engineer role for DDR Subsystem Verification team. Based in Bangalore.
• Verify DDR Subsystem comprising DDR Memory Controller and PHY IP solution.
• Extend verification environment, add new features, ensure customer configurations are clean, support customers.
• Provide Demosim testbench with standard patterns for customer integration.
• Ensure design meets quality and schedule; track progress and mitigate risks.
• Mentor and guide team members; contribute to verification process improvements.

Skills

SV/UVM

SystemVerilog

DDR memory verification

RTL design experience

DV/verification

Education

BE/BTech in ECE/VLSI

Tools

Verilog

UVM environment

Job description

BANGALORE

Full time

R54156

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Principal Design Engineer

Location: Bangalore

Job Summary:

We are looking for a candidate with excellent communication skills and ability to ramp up on new technologies quickly and independently. This position requires the technical expertise in DDR memory protocols such as DDR, LPDDR and particularly HBM. This an excellent opportunity to work in a supportive and friendly work environment, where we are vested in each other’s success, and are passionate about technology and innovation.

Position Description:

• Functional Verification Engineer role for DDR Subsystem Verification team. Position is based in Bangalore.

• The role would include functional verification of the DDR Subsystem that comprises of DDR Memory Controller and PHY IP solution of Cadence.

• The work involved will be working with the existing functional verification environment, addition of new features into the verification environment, ensuring various customer configurations are clean as part of verification regressions, supporting customers in case of any issues with using the verification environment, and functional and code coverage.

• As a part of delivery criteria, the engineer would need to provide Demosim testbench with standard test patterns that aid as a reference for customer for seamless integration of our IP’s.

• The engineer would be responsible to ensure that the design is in line with the technical and quality requirements set for the team – particularly with respect to functional and code coverage.

• Participate in technical discussions and represent verification team in all the discussions with internal and external customers.

• Review all technical deliverables from team members and guide team members to meet quality and the schedule.

• Fully accountable for quality design verification as per the schedule.

• Track the verification progress, identify potential risks, and mitigation plan.

• Mentor and provide technical guidance to team working in the projects.

• Contribute to verification process and methodology improvements to boost efficiency and productivity.

Position Requirements:

• BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.

• 8+ years of Design Verification experience with SV/UVM

• Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.

• Design Verification experience verifying complex designs and leading projects from concept to verification closure.

• Should have knowledge on all aspects of verification components & verification metrics.

• Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.

• Prior RTL Design experience using Verilog is a must – so that the verification engineer is self-sufficient for most aspects of debugging.

• Prior experience in IP verification of memory IP (DDR/HBM/LPDDR) would be an added advantage.

Behavioral skills required:

• Must possess strong written, verbal and presentation skills.

• Good communication and interpersonal skills, demonstrate teamwork and collaboration skills.

• Ability to establish a close working relationship with both customer peers and management.

• Explore what’s possible to get the job done, including creative use of unconventional solutions

• Work effectively across functions and geographies

• Push to raise the bar while always operating with integrity

  We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

• Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.