2 days ago Be among the first 25 applicants
Get AI-powered advice on this job and more exclusive features.
Direct message the job poster from Mulya Technologies
Founder @ Mulya - Ranked as the most admirable partner for Intel -India (in 2021)
Physical Design Director / Manager
About Us
We are a technology consulting company delivering best-in class Chip Design Services.
Founded in 2008, we partner with top semiconductor companies in building a connected, safer tomorrow.
With over 40+ tapeouts and expertise spanning the breadth of chip design, we offer a wide variety of Semiconductor skills.
Job Summary:
We are seeking a highly experienced, hands-on and motivated Physical Design Manager/ Director to lead our physical design team. The ideal candidate will have extensive experience in block and top-level implementation, RDL/bump, pad location, EM/IR analysis, timing closure, physical verification closure, CAD flow bring-up, automation, planning, and estimation. This role involves managing complex design projects, leading a team of engineers, and ensuring the successful execution of physical design tasks from planning to tape-out.
Key Responsibilities:
- Lead, mentor, and manage a team of physical design engineers.
- Foster a collaborative and innovative team environment.
- Develop team skills through training and professional development initiatives.
- Project Management:
- Plan and estimate physical design tasks, resources, and schedules.
- Track and report on project progress, ensuring timely delivery of milestones.
- Coordinate with cross-functional teams, including design, verification, and packaging, to align physical design activities with project goals.
- Block and Top-Level Implementation:
- Perform and oversee block-level and top-level physical design implementation.
- Ensure designs meet performance, power, area, and manufacturability requirements.
- Perform detailed floorplanning, placement, and routing.
- Constraints clean up, robustness of implementation.
- Timing feedback to design team and sign-off timing.
- RDL/Bump and Pad Location:
- Manage redistribution layer (RDL) and bump design for advanced packaging.
- Optimize pad location for signal integrity and manufacturability.
- EM/IR Analysis and Timing Closure:
- Conduct electromigration (EM) and IR drop analysis to ensure robust power delivery.
- Achieve timing closure through detailed static timing analysis (STA) and optimization.
- Physical Verification Closure:
- Perform physical verification (PV) closure, including design rule checking (DRC) and layout versus schematic (LVS).
- Ensure designs comply with foundry and industry standards.
- CAD Flow and Automation:
- Develop and bring up CAD flows for physical design tasks.
- Implement automation scripts to enhance efficiency and productivity.
- Stay updated with the latest industry trends, tools, and methodologies in physical design.
- Drive continuous improvement initiatives to enhance design processes and methodologies.
- Implement best practices for physical design and contribute to the development of standards and processes.
Qualifications:
- Education: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
- Experience: 10-20+ years of experience in physical design, with at least 3 years in a managerial or leadership role.
- Technical Skills: Extensive experience in block and top-level physical design implementation.
- Proficiency in RDL/bump design and pad location optimization.
- Strong knowledge of EM/IR analysis and timing closure techniques.
- Experience with physical verification closure (DRC, LVS).
- Familiarity with CAD flow development and automation.
- Soft Skills: Excellent leadership and team management abilities.
- Strong problem-solving and analytical skills.
- Effective communication and interpersonal skills.
- Ability to work in a fast-paced, dynamic environment and manage multiple projects simultaneously.
Preferred Qualifications:
- Experience with advanced node technologies (e.g., FinFET, SOI).
- Knowledge of scripting languages (e.g., Python, Perl) for automation.
- Experience with EDA tools such as Cadence, Synopsys, or Mentor Graphics.
Contact: "Mining The Knowledge Community"
Seniority level
Employment type
Job function
- Research, Design, and Engineering
- Industries: Computer Hardware Manufacturing, Semiconductor Manufacturing, and Information Services