Lead Design Enginneer

SIGNOFF SEMICONDUCTORS PVT. LTD.

Bengaluru

On-site

INR 4,000,000 - 6,000,000

Full time

7 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

SignOff Semiconductors Pvt. Ltd. in Bengaluru is seeking an experienced SoC Design Engineer to drive chip‑level integration for complex SoC programs as an individual contributor.

You will own integration of IPs, coordinate with leads on clocking and reset architecture, and ensure timing closure through STA, synthesis, and signoff checks. The role demands hands‑on expertise, multitasking, and strong collaboration with design, verification, DFT, and physical design teams.

Qualifications

  • 8–12 years of experience in SoC design and chip integration.
  • Strong hands-on experience in large-scale SoC integration.
  • Proficiency with PCIe, Ethernet, AXI, and SPI.
  • Expertise in STA, synthesis, timing closure, clock/reset methodology, Lint, and CDC signoff.
  • Experience with full-chip implementation and integration flows.
  • Strong debugging, problem-solving, and stakeholder management skills.

Responsibilities

  • Perform chip-level integration of proprietary IPs and subsystems.
  • Handle multiple SoC projects and drive integration activities independently.
  • Work closely with SoC Integration Leads on clocking, reset architecture, and overall chip implementation.
  • Develop and validate timing constraints, perform STA, and support timing closure.
  • Execute signoff checks including Lint, CDC, and synthesis validation.
  • Drive memory/IP integration and optimize memory selection for performance, area, and power.
  • Collaborate with cross-functional teams across design, verification, DFT, and physical design.

Skills

SoC design
Chip integration
STA
Synthesis
Timing closure
Lint
CDC signoff
Clock/reset methodology
Debugging
Stakeholder management

Tools

PCIe
Ethernet
AXI
SPI

Job description

SIGNOFF SEMICONDUCTORS PVT. LTD. | Full time

SignOff Semiconductors is a consulting company that was founded in 2015 by a group of semiconductor professionals. Since then, the company has provided design services to several companies in the semiconductor industry through continuous service partnerships. SignOff semiconductors is a fast-growing company with a deep focus on getting excellent talent from the industry as well as picking exceptional talent from the academics.

Our unique and transparent work culture has helped us to retain the best talent and we collectively deliver high quality design services. Our team has a vast experience, and we can serve our clients on various services like Physical Design, Full Custom Analog and Digital Custom Layout and Verification, RTL Design, Verification, Embedded and Firmware.

SignOff Semiconductor has offices in Bengaluru, Hyderabad, Toronto (Ontario, Canada), and California (US) in order to serve its customer based on their asks & needs.

Job Description

We are looking for an experienced SoC Design Engineer to work as an individual contributor, driving chip-level integration activities for complex SoC programs.

Key Responsibilities
  • Perform chip-level integration of proprietary IPs and subsystems.
  • Handle multiple SoC projects and drive integration activities independently.
  • Work closely with SoC Integration Leads on clocking, reset architecture, and overall chip implementation.
  • Develop and validate timing constraints, perform STA, and support timing closure.
  • Execute signoff checks including Lint, CDC, and synthesis validation.
  • Drive memory/IP integration and optimize memory selection for performance, area, and power.
  • Collaborate with cross-functional teams across design, verification, DFT, and physical design.
Requirements
Required Skills & Experience
  • 8-12 years of experience in SoC design and chip integration.
  • Strong hands-on experience in large-scale SoC integration.
  • Good understanding of industry-standard protocols such as PCIe, Ethernet, AXI, and SPI.
  • Expertise in STA, synthesis, timing closure, clock/reset methodology, Lint, and CDC signoff.
  • Experience with full-chip implementation and integration flows.
  • Strong debugging, problem-solving, and stakeholder management skills.
Preferred Profile
  • Self-driven individual contributor capable of owning end-to-end integration activities.
  • Experience working on complex, high-performance SoCs from integration through signoff.
  • Ability to manage multiple priorities and deliver in a fast-paced development environment.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Verification Engineer
Senior Design Verification Engineer

SIGNOFF SEMICONDUCTORS PVT. LTD. • Bengaluru

On-site
INR 900,000 - 1,300,000
Sr Manager / Director - Physical Design
Sr Manager / Director - Physical Design

SIGNOFF SEMICONDUCTORS PVT. LTD. • Bangalore Rural

On-site
INR 4,000,000 - 7,000,000
FCT Engineer
FCT Engineer

SIGNOFF SEMICONDUCTORS PVT. LTD. • Bengaluru

On-site
INR 1,800,000 - 2,800,000
Lead Physical Design Engineer
Lead Physical Design Engineer

SIGNOFF SEMICONDUCTORS PVT. LTD. • Bengaluru South

On-site
INR 3,500,000 - 6,000,000
Full-Chip STA Signoff Engineer
Full-Chip STA Signoff Engineer

Weekday AI • Hyderabad

On-site
INR 1,400,000 - 3,200,000
System-on-Chip Design Engineer
System-on-Chip Design Engineer

leadIC Design Pvt Ltd • Bengaluru

On-site
INR 1,200,000 - 1,800,000
SoC Design Manager
SoC Design Manager

Axiro • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Design Engineer II – Memory Layout
Design Engineer II – Memory Layout

SIGNOFF SEMICONDUCTORS PVT. LTD. • Bengaluru

On-site
INR 1,500,000 - 2,300,000
IP Logic Design Lead
IP Logic Design Lead

Mulya Technologies • Bengaluru

On-site
INR 2,500,000 - 3,500,000
Full-Chip STA Signoff Engineer
Full-Chip STA Signoff Engineer

Weekday AI (YC W21) • Hyderabad

On-site
INR 1,400,000 - 3,200,000