Formal Verification Engineer

Intel

Bengaluru

On-site

INR 3,500,000 - 5,500,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Intel in Bengaluru is seeking a Formal Verification Engineer for the Silicon Chassis team to own end-to-end formal verification across multiple protocol domains. You will work closely with architecture, RTL design, and software teams and mentor junior engineers in a fast-paced, on-site environment.

The role emphasizes strong formal depth, protocol knowledge, and hands-on coding, with AI-assisted workflows as part of daily development. Shift 1 (India) on-site expectations apply.

Qualifications

  • BS/MS in Electrical Engineering, CS or related field with 5+ years in formal verification.
  • Proficiency with formal verification tools including model checking and equivalence checking.
  • Strong knowledge of SystemVerilog and Verilog.
  • Experience with abstraction modeling, simulation, and convergence strategies.

Responsibilities

  • Develop and execute formal verification test and coverage plans.
  • Create abstraction models to enable convergence on designs.
  • Generate and validate formal proofs to implement verification plans and resolve failing tests.
  • Collaborate across architecture, RTL design, and physical design teams to improve verification.
  • Maintain and enhance existing formal verification infrastructure, tools, and methodologies.
  • Document test plans, track verification progress, and drive technical reviews with cross-functional teams.

Skills

Formal verification
SystemVerilog
Verilog
Model checking
Equivalence checking
BDD
DFG

Education

BS in Electrical Engineering
MS in Computer Science

Job description

Job Details

Job Description: The Role and Impact Intel is seeking a Formal Verification Engineer for the Silicon Chassis team. This role focuses on applying formal methods to exhaustively verify our interconnect fabric, protocol bridges, and link-layer logic. You will own end-to-end formal verification, from property specification through proof convergence - across multiple protocol domains. You will work closely with architecture, design, and software teams and are expected to contribute across traditional discipline boundaries. This role requires strong Formal depth, solid protocol knowledge, hands-on coding strength, and growing ability to mentor junior engineers. AI-assisted workflows are part of everyday development here. Consistent execution against schedule and quality goals is expected.

Key Responsibilities
  • Develop and execute comprehensive formal verification test and coverage plans, including the definition of scope, strategy, and techniques.
  • Create abstraction models to enable convergence on designs and apply abstraction techniques to formal verification.
  • Generate and validate formal proofs to implement verification plans and resolve failing tests through corrective measures.
  • Collaborate across architecture, RTL design, and physical design teams to improve the verification of complex architectural and microarchitectural features.
  • Maintain and enhance existing formal verification infrastructure, tools, and methodologies.
  • Simplify and model problems using architecture modeling techniques to verify protocols and architectures.
  • Utilize tools to formally prove design protocols, resolve BDD complexity, and optimize data paths.
  • Document test plans, track verification progress, and drive technical reviews with cross-functional teams.
Qualifications
Minimum Qualifications
  • BS/MS in Electrical Engineering, Computer Science, or related field, with 5+ years of relevant experience in formal verification.
  • Proficiency in formal verification tools and methodologies, including model checking and equivalence checking.
  • Strong knowledge of System Verilog, Verilog, and logic/microarchitecture fundamentals.
  • Experience with abstraction modeling, simulation techniques, and convergence strategies.
  • Familiarity with Binary Decision Diagrams (BDD) and Data Flow Graphs (DFG).
Preferred Qualifications
  • Proven ability to apply problem-solving skills to resolve complex architectural and verification challenges.
  • Strong collaboration and teamwork skills, with experience working in cross-functional teams.
  • Excellent technical documentation and communication abilities.
  • Passion for driving innovation and advancing the state of verification tools and methodologies.
Job Type

Experienced Hire

Shift

Shift 1 (India)

Primary Location

India, Bangalore

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Formal Verification Engineer
Formal Verification Engineer

Intel Corporation • Bengaluru

On-site
INR 2,500,000 - 4,200,000
Formal Verification Engineer
Formal Verification Engineer

Intel Corporation • Sarjapur

On-site
INR 3,500,000 - 5,500,000
IP Design Verification Engineer
IP Design Verification Engineer

Intel Corporation • Bengaluru

Hybrid
INR 2,500,000 - 4,200,000
SoC Design Verification Engineer
SoC Design Verification Engineer

Intel • Bengaluru

Hybrid
INR 3,500,000 - 6,000,000
Hybrid work model
Formal Verification Director ( Bangalore )
Formal Verification Director ( Bangalore )

Mulya Technologies • Delhi

On-site
INR 6,000,000 - 9,000,000
Formal Verification Director
Formal Verification Director

Mulya Technologies • Bengaluru

On-site
INR 6,000,000 - 12,000,000
SOC Design Verification Engineer
SOC Design Verification Engineer

Intel Corporation • Bengaluru

On-site
INR 2,400,000 - 4,200,000
Hybrid work model
Mixed Signal IP Verification Engineer
Mixed Signal IP Verification Engineer

Intel • Bengaluru

Hybrid
INR 4,200,000 - 6,200,000
Staff Engineer
Staff Engineer

SiFive India Private Limited • Ahmedabad District

On-site
INR 1,200,000 - 1,800,000
Formal Verification Engineer, Sr Lead
Formal Verification Engineer, Sr Lead

Qualcomm • Bengaluru

On-site
INR 1,200,000 - 1,800,000