STA Design Engineer - Low-Power ASIC & SoC Timing

European Tech Recruit; Cork; On-site; EUR 70,000 - 110,000; Full time

Job summary

European Tech Recruit is partnering with a global semiconductor leader to hire an STA Design Engineer in Cork, Ireland. You will conduct complex timing signoff, drive closure for next‑generation ASICs and SOCs, and collaborate with RTL, Synthesis and Physical Design teams.

The role emphasizes automation using Python/TCL/Perl, experience with PrimeTime/Tempus tools, ECO workflows, and a solid RTL-to-GDS knowledge base. This is a permanent on‑site position based in Cork.

Qualifications

• 4+ years of experience in Static Timing Analysis.
• Expert proficiency in STA tools such as PrimeTime, PrimeShield, or Tempus for hierarchical analysis in large SoCs.
• Hands-on experience with ECO tools (e.g., Tweaker, PrimeClosure, PTECO, Tempus ECO) for timing closure.
• Automation scripting using Python, TCL, or Perl.
• Strong knowledge of the complete ASIC design flow (RTL-to-GDS).

Responsibilities

• Perform STA and drive timing closure for complex cores and full-chip SoCs.
• Evaluate block-level and top-level timing on gate-level PNR netlists.
• Provide feedback to RTL, Synthesis, and Physical Design teams to improve Power, Performance, and Area (PPA).
• Create and execute Timing Engineering Change Orders (ECOs) to resolve critical timing violations.
• Enhance techniques and methodologies for timing closure and STA flow accuracy to reduce turnaround time (TAT).
• Develop automation scripts (Python, TCL, or Perl) for timing/power data mining and processing.

Skills

Static Timing Analysis

Python scripting

TCL scripting

Perl scripting

PrimeTime

PrimeShield

Tempus

Timing closure

RTL-to-GDS flow

Tools

Tweaker

PrimeClosure

PTECO

Tempus ECO

Job description

European Tech Recruit is partnering with a global semiconductor leader to hire an STA Design Engineer in Cork, Ireland. You will conduct complex timing signoff, drive closure for next‑generation ASICs and SOCs, and collaborate with RTL, Synthesis and Physical Design teams.

The role emphasizes automation using Python/TCL/Perl, experience with PrimeTime/Tempus tools, ECO workflows, and a solid RTL-to-GDS knowledge base. This is a permanent on‑site position based in Cork.