Senior PCIe/SOC Interface IP Applications Engineer

Synopsys Inc

Dublin

On-site

EUR 90,000 - 150,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Synopsys Inc. is seeking a highly skilled Applications Engineer to lead the integration and validation of Interface IP in customer ASIC/SoC projects. You will guide RTL, synthesis, timing, and bring-up, applying deep SerDes/PCIe know-how and working closely with customers across multiple sites.

You will join a multi-site team delivering technical guidance, training, and best practices to enable successful deployment of Synopsys Interface IP in AI, 5G, automotive, and consumer applications.

Qualifications

  • Masters with 10+ years of industry experience in IP design, ASIC/SoC integration or related customer-facing roles.
  • Hands-on expertise in integration and validation of High Speed SerDes IPs for PCIe, USB, SATA.
  • Solid understanding of ASIC design flows: simulation/verification, RTL synthesis, floorplanning, timing closure.
  • Domain knowledge of PCI Express and SERDES and their implementation flows.
  • Excellent communication with customers and cross-functional teams.

Responsibilities

  • Providing technical guidance and hands-on support to customers integrating Synopsys Interface IP into their ASIC SoC/systems (PCIe and high-speed SerDes).
  • Conducting detailed integration reviews at key customer milestones and troubleshooting complex integration challenges.
  • Collaborating with customers to resolve RTL simulation, synthesis, floorplanning, timing closure, and silicon/system bring-up issues.
  • Supporting silicon bring-up and characterization in system environments, ensuring successful deployment of Synopsys IP.
  • Documenting best practices, developing application notes, and delivering training for customer success.
  • Participating in cross-functional teams to relay feedback, contribute to product improvements, and stay current with interface protocols.
  • Occasionally traveling to customer sites for on-site support, integration reviews, and system bring-up activities.

Skills

Interface IP integration
DDR/LPDDR
PCI Express
RTL/ gate-level debugging
Design Compiler
Fusion Compiler
PrimeTime
SoC integration
Customer-facing engineering

Education

Masters degree in Electrical Engineering

Tools

Design Compiler
Fusion Compiler
PrimeTime

Job description

Synopsys Inc. is seeking a highly skilled Applications Engineer to lead the integration and validation of Interface IP in customer ASIC/SoC projects. You will guide RTL, synthesis, timing, and bring-up, applying deep SerDes/PCIe know-how and working closely with customers across multiple sites.

You will join a multi-site team delivering technical guidance, training, and best practices to enable successful deployment of Synopsys Interface IP in AI, 5G, automotive, and consumer applications.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

PCIE SOC Application Engineer (Sr Staff)
PCIE SOC Application Engineer (Sr Staff)

Synopsys Inc • Dublin

On-site
EUR 90,000 - 150,000
Senior ASIC Verification Engineer — DDR/PCIe IP Lead
Senior ASIC Verification Engineer — DDR/PCIe IP Lead

Synopsys, Inc. • Dublin

Hybrid
EUR 110,000 - 170,000
Senior ASIC Verification Lead for DDR/PCIe IP
Senior ASIC Verification Lead for DDR/PCIe IP

Synopsys, Inc. • Dublin

Hybrid
EUR 80,000 - 110,000
Senior ASIC Verification Architect - IP & DDR/PCIe Lead
Senior ASIC Verification Architect - IP & DDR/PCIe Lead

Synopsys Inc • Dublin

On-site
EUR 70,000 - 110,000
Senior ASIC Digital Design Architect: DDR/PCIe Expert
Senior ASIC Digital Design Architect: DDR/PCIe Expert

Synopsys, Inc. • Dublin

Hybrid
EUR 120,000 - 190,000
Senior ASIC Digital Design Lead for Automotive IP (ASIL D)
Senior ASIC Digital Design Lead for Automotive IP (ASIL D)

Synopsys Inc • Dublin

On-site
EUR 75,000 - 90,000
Comprehensive health benefits
Wellness programs
Financial benefits
Principal ASIC Verification Lead for Interface IP
Principal ASIC Verification Lead for Interface IP

Synopsys Inc • Dublin

On-site
EUR 90,000 - 130,000
ASIC Verification, Sr Staff Engineer
ASIC Verification, Sr Staff Engineer

Synopsys, Inc. • Dublin

Hybrid
EUR 80,000 - 110,000
ASIC Verification, Principal Engineer
ASIC Verification, Principal Engineer

Synopsys, Inc. • Dublin

Hybrid
EUR 110,000 - 170,000
ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys Inc • Dublin

On-site
EUR 75,000 - 90,000
Comprehensive health benefits
Wellness programs
Financial benefits