ASIC Verification, Principal Engineer

Synopsys, Inc.

Dublin

Hybrid

EUR 110,000 - 170,000

Full time

7 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Synopsys, Inc. is seeking an experienced ASIC Digital Verification Engineer to design and implement verification environments for Interface IP protocols. You will develop verification IP and testbenches using SystemVerilog and UVM, and collaborate with design teams to fix bugs while driving coverage closure.

You will mentor junior engineers and contribute to high-quality ASIC designs that power a range of semiconductor technologies.

Qualifications

  • Extensive ASIC digital verification experience focusing on Interface IP protocols (DDR, PCIe, CXL, Ethernet).
  • Proficiency with SystemVerilog and UVM methodologies.
  • Experience with simulation tools such as VCS or ModelSim.

Responsibilities

  • Design and implement verification environments for Interface IP protocols.
  • Create and execute detailed test plans to verify ASIC designs.
  • Develop and maintain verification IP and testbenches using SystemVerilog and UVM.
  • Collaborate with design and architecture teams to identify and fix bugs.
  • Perform functional coverage analysis and drive coverage closure.
  • Mentor and guide junior verification engineers.

Skills

SystemVerilog
UVM
DDR
PCIe
CXL
Ethernet
Verification methodologies

Tools

VCS
ModelSim

Job description

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

An experienced and highly skilled ASIC Digital Verification Engineer with a passion for ensuring the highest quality in digital design. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently, taking on complex challenges and delivering innovative solutions. You are detail-oriented, with a strong analytical mindset, and can communicate effectively with various stakeholders. Your ability to mentor and lead junior engineers is a testament to your extensive experience in the field. You thrive in a collaborative environment and are committed to continuous learning and improvement.

What You’ll Be Doing:
  • Designing and implementing verification environments to ensure the correctness of Interface IP protocols.
  • Creating and executing detailed test plans to verify complex ASIC designs.
  • Developing and maintaining verification IP and testbenches using SystemVerilog and UVM.
  • Collaborating with design and architecture teams to identify and fix bugs.
  • Performing functional coverage analysis and driving coverage closure.
  • Mentoring and guiding junior verification engineers in best practices and methodologies.
The Impact You Will Have:
  • Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.
  • Enhancing the robustness and efficiency of our verification processes and methodologies.
  • Contributing to the successful launch of Interface IP products, impacting various industries.
  • Driving innovation and excellence within the verification team.
  • Improving the overall performance and functionality of Synopsys' IP offerings.
  • Fostering a culture of continuous improvement and technical excellence.
What You’ll Need:
  • Extensive experience in ASIC digital verification, specifically with Interface IP protocols, such as DDR, PCIe, CXL, Ethernet.
  • Proficiency in SystemVerilog and UVM methodologies.
  • Strong understanding of digital design and verification concepts.
  • Experience with simulation tools such as VCS, ModelSim, or similar.
  • Excellent problem-solving skills and attention to detail.
Who You Are:
  • Detail-oriented with a strong analytical mindset.
  • Excellent communicator, able to convey complex technical concepts clearly.
  • Collaborative team player who thrives in a dynamic environment.
  • Proactive and self-motivated, with a commitment to continuous learning.
  • Mentor and leader, capable of guiding and developing junior engineers.
The Team You’ll Be A Part Of:

You will join a dynamic and innovative team focused on advancing Synopsys' design technologies. Our team is dedicated to excellence, collaboration, and continuous improvement. We work closely with various departments to ensure the successful integration and performance of our solutions. Together, we drive the future of semiconductor technology and make a significant impact on the industry. Specifically, you will be a key technical contributor to the architecture and execution of one of DDR controller digital core products.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Verification, Sr Staff Engineer
ASIC Verification, Sr Staff Engineer

Synopsys, Inc. • Dublin

Hybrid
EUR 80,000 - 110,000
ASIC Verification, Sr Staff Engineer
ASIC Verification, Sr Staff Engineer

Synopsys Inc • Dublin

On-site
EUR 70,000 - 110,000
ASIC Digital Verification Architect
ASIC Digital Verification Architect

Synopsys Inc • Dublin

On-site
EUR 80,000 - 110,000
Comprehensive health and wellness benefits
Financial benefits
ASIC Digital Design Architect
ASIC Digital Design Architect

Synopsys, Inc. • Dublin

Hybrid
EUR 120,000 - 190,000
Senior ASIC Verification Engineer — DDR/PCIe IP Lead
Senior ASIC Verification Engineer — DDR/PCIe IP Lead

Synopsys, Inc. • Dublin

Hybrid
EUR 110,000 - 170,000
ASIC Logic Design Verification Principal Engineer
ASIC Logic Design Verification Principal Engineer

Synopsys Inc • Dublin

On-site
EUR 120,000 - 180,000
ASIC Digital Design, Architect
ASIC Digital Design, Architect

Synopsys Inc • Dublin

On-site
EUR 90,000 - 125,000
Health and wellness benefits
Financial benefits
Continuous learning opportunities
ASIC Logic Design Verification Principal Engineer
ASIC Logic Design Verification Principal Engineer

Synopsys, Inc. • Dublin

Hybrid
EUR 150,000 - 190,000
Senior ASIC Verification Lead for DDR/PCIe IP
Senior ASIC Verification Lead for DDR/PCIe IP

Synopsys, Inc. • Dublin

Hybrid
EUR 80,000 - 110,000
Logic Design/Verification Sr Staff Engineer
Logic Design/Verification Sr Staff Engineer

Synopsys, Inc. • Dublin

On-site
EUR 120,000 - 180,000
Health benefits
Financial benefits