Senior Design Verification Engineer

European Tech Recruit; Munster; On-site; EUR 70,000 - 110,000; Full time

Job summary

European Tech Recruit is collaborating with a leading semiconductor company in the Cork area seeking a Senior Design Verification Engineer to join the team. You will apply cutting-edge verification methodologies, develop testbenches, verify RTL sensor algorithms, and collaborate with design and systems engineers to validate designs.

The role requires 3+ years in ASIC verification, UVM-based approaches, and proficiency in SystemVerilog and shell scripting.

Qualifications

• Bachelor's degree required in science or engineering.
• Minimum 3 years of experience in ASIC design verification or related role.
• Experience with gate-level simulation debugging and power extraction tools is an advantage.
• Strong experience building constrained-random verification environments using UVM and coverage-driven verification.
• Extensive experience using RTL simulation tools.
• Proficiency in UVM, SystemVerilog, and shell scripting (Perl/Python).
• Familiarity with C/C++ is a plus.
• Debugging experience.
• Experience with formal verification tools a bonus.
• Familiarity with SystemC and Matlab is a bonus.

Responsibilities

• Apply verification methodologies including UVM and Formal Verification.
• Develop and maintain testbenches and verification components (UVCs, C models).
• Verify RTL of sensor algorithms to meet ASIC tapeout quality standards.
• Create test plans based on design specs and collaborate with design/system engineers.
• Integrate C models into the UVM framework for verification efficiency.
• Write and maintain SystemVerilog assertions.
• Perform debugging, verification, optimization, and bit-exact testing with test vectors.
• Support integration of designs into higher level subsystems, including test planning and debugging.
• Use Python automation to streamline workflows.
• Document all verification activities and methodologies.

Skills

UVM-based functional verification

Constrained-random verification

SystemVerilog

Shell scripting (Perl/Python)

Education

Bachelor's degree in Science or Engineering

Tools

RTL simulation tools

UVCs and C models

C/C++

SystemC

Job description

European Tech Recruit are working closely with a leading semicon company, based in the county Cork area, who are looking for a talented Senior Design Verification Engineer to join their team.

Responsibilities as Senior Design Verification Engineer:

• Apply leading-edge verification methodologies, including UVM and Formal Verification, to ensure high-quality deliverables.
• Develop and maintain testbenches and verification components such as UVCs, C models, and reusable vertical and horizontal verification environments.
• Verify RTL of sensor algorithms to meet ASIC tapeout quality standards.
• Create comprehensive test plans based on design specifications and collaborate with design and systems engineers for validation.
• Integrate C models into the UVM framework for efficient verification.
• Write and maintain SystemVerilog assertions to enforce design correctness.
• Perform debugging, verification, optimization, and bit-exact comparisons with provided test vectors.
• Support the integration of designs into higher-level subsystems, including test planning, test vector generation, and debugging at the integration stage.
• Utilize Python automation to streamline workflows and improve team productivity.
• Document all verification activities, including test plans, results, and methodologies.

Requirements:

• Bachelor’s degree in Science, Engineering, or a related field.
• Minimum 3 years of experience in ASIC design verification, UVM-based functional verification, or a related role.
• Experience with gate-level simulation debugging and power extraction tools is an advantage.
• Strong experience building and managing constrained-random verification environments using UVM and coverage-driven verification methodologies.
• Extensive experience using RTL simulation tools.
• Proficiency in UVM, SystemVerilog, and shell scripting (Perl/Python).
• Familiarity with C/C++ is a plus.
• Debugging experience.
• Experience with formal verification tools a bonus.
• Familiarity with SystemC and Matlab is a bonus.

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/)