Physical Design Engineer - Timing & PPA Specialist

European Tech Recruit; Dublin; On-site; EUR 90,000 - 120,000; Full time

Job summary

European Tech Recruit seeks a Physical Design Engineer to join a global semiconductor leader. You will work on physical design across the full lifecycle, from netlist handoff through GDS, including floorplanning, power planning, placement, CTS, routing, and optimization.

Deep knowledge of STA, timing-closure strategies, and power integrity is required, along with hands-on experience in advanced-node PD tools (10nm and below). Cadence/Synopsys skills are a plus.

Qualifications

• Hands-on experience in Physical Design and implementation.
• Deep knowledge of the full Physical Design lifecycle from netlist handoff to GDS.
• Experience with floorplanning, power planning, placement, CTS, routing and optimization.
• Proficiency with advanced-node physical design tools (10nm and below).
• Understanding of STA, timing-closure strategies, and their impact on congestion, routing quality, and power.
• Familiarity with power analysis and power-integrity evaluation techniques.
• Experience with Physical Verification flows and achieving DRC-clean layouts.

Responsibilities

• Apply hands-on physical design methods to deliver signoff-ready layouts.
• Troubleshoot timing, congestion, and power issues across the PD flow.
• Collaborate with RTL, analog/migital designers, and verification teams.
• Utilize Cadence/Synopsys tools for place & route and signoff tasks.
• Support DRC/GDS checks and layout quality improvements.

Skills

Physical Design

Implementation

Floorplanning

Power planning

Placement

CTS

Routing

Optimization

Advanced-node tools

STA concepts

Timing closure

Power analysis

Power integrity

Physical Verification

DRC-clean layouts

Cadence

Synopsys

Semiconductor

Tools

Cadence

Synopsys

Job description

European Tech Recruit seeks a Physical Design Engineer to join a global semiconductor leader. You will work on physical design across the full lifecycle, from netlist handoff through GDS, including floorplanning, power planning, placement, CTS, routing, and optimization.

Deep knowledge of STA, timing-closure strategies, and power integrity is required, along with hands-on experience in advanced-node PD tools (10nm and below). Cadence/Synopsys skills are a plus.