Senior Design Verification Engineer

JR United Kingdom; Northampton; On-site; GBP 50,000 - 70,000; Full time

Job summary

A leading company at the forefront of the RISC-V revolution is seeking a Senior Design Verification Engineer in Northampton. The role involves developing advanced verification infrastructures, ensuring product quality, and working collaboratively with design teams. Ideal candidates will have strong skills in SystemVerilog and UVM, with experience in mixed hardware/software verification.

Qualifications

• Strong proficiency in SystemVerilog and UVM.
• Solid understanding of mixed hardware/software verification approaches.
• Experience with RISC-V architectures is preferred.

Responsibilities

• Develop and maintain verification infrastructure with design teams.
• Define and implement verification strategies to ensure product quality.
• Manage functional and code coverage metrics for progress reporting.

Skills

SystemVerilog

UVM

mixed hardware/software verification

Job description

Social network you want to login/join with:

Senior Design Verification Engineer, northampton

col-narrow-left

Client:

Platform Recruitment

Location:

northampton, United Kingdom

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Views:

4

Posted:

31.05.2025

Expiry Date:

15.07.2025

col-wide

Job Description:

Join an innovative, rapidly expanding company at the forefront of the RISC-V revolution developing IC that has high-impact applications across machine learning, aerospace and automotive.

Flat structure with a highly diverse workload and excellent benefits.

Responsibilities:

• Develop and maintain verification infrastructure in collaboration with design teams and external partners.
• Define and implement detailed verification strategies and architectures to ensure product quality and performance.
• Manage functional and code coverage metrics to track and report progress.
• Troubleshoot, debug and resolve issues while maintaining quality tracking dashboards and automated regression tests.

Requirements:

• Strong proficiency in SystemVerilog and UVM, with substantial experience in industry-standard verification methodologies.
• A solid understanding of mixed hardware/software verification approaches.
• Experience with RISC-V architectures is preferred.
• Proven ability to work effectively with design teams and external partners to achieve project goals.