Enable job alerts via email!

Senior Design Verification Engineer

JR United Kingdom

Cheltenham

On-site

GBP 40,000 - 60,000

Full time

30+ days ago

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Start fresh or import an existing resume

Job summary

A leading company at the forefront of the RISC-V revolution is seeking an engineer to develop innovative verification infrastructure. This role promotes collaboration with design teams to ensure product quality across various sectors such as machine learning and automotive. The flat structure environment offers a diverse workload and excellent benefits, conducive to professional growth.

Qualifications

  • Proficient in SystemVerilog and UVM.
  • Experience in verification methodologies.
  • Solid understanding of mixed hardware/software verification.

Responsibilities

  • Develop and maintain verification infrastructure with design teams.
  • Implement verification strategies to ensure product quality.
  • Troubleshoot issues while maintaining testing dashboards.

Skills

SystemVerilog
UVM
Verification methodologies
Mixed hardware/software verification

Job description

Social network you want to login/join with:

col-narrow-left

Client:

Platform Recruitment

Location:
Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Views:

4

Posted:

31.05.2025

Expiry Date:

15.07.2025

col-wide

Job Description:

Join an innovative, rapidly expanding company at the forefront of the RISC-V revolution developing IC that has high-impact applications across machine learning, aerospace and automotive.

Flat structure with a highly diverse workload and excellent benefits.

Responsibilities:

  • Develop and maintain verification infrastructure in collaboration with design teams and external partners.
  • Define and implement detailed verification strategies and architectures to ensure product quality and performance.
  • Manage functional and code coverage metrics to track and report progress.
  • Troubleshoot, debug and resolve issues while maintaining quality tracking dashboards and automated regression tests.

Requirements:

  • Strong proficiency in SystemVerilog and UVM, with substantial experience in industry-standard verification methodologies.
  • A solid understanding of mixed hardware/software verification approaches.
  • Experience with RISC-V architectures is preferred.
  • Proven ability to work effectively with design teams and external partners to achieve project goals.
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.