Senior DfT Engineer – SoC/ASIC Design

NanoXplore SAS

Meylan

Sur place

EUR 70 000 - 95 000

Plein temps

Il y a 10 jours

Recevez plus de réponses des employeurs

Envoyez un CV adapté au poste en quelques minutes.

Résumé du poste

NanoXplore SAS in Meylan is seeking a dedicated DfT Engineer to own DfT insertion from specification to silicon bring-up. You will define strategies with SoC architects and drive implementation with design teams across 28nm to 7nm nodes, ensuring pre-tape-out validation and post tape-out support.

You will also improve DfT flows, contribute to pre/post-sales activities, and collaborate with digital, layout, and engineering teams, while supporting ISO-9001 quality adherence in a multicultural

Qualifications

  • Master’s degree in Microelectronics with initial DfT insertion experience.
  • Experience with Memory BIST, scan, boundary scan, and Logic BIST.
  • Knowledge of DfT tools: Modus, Tessent, TestMax.
  • Strong Cadence and Synopsys tool proficiency.
  • HDL languages (VHDL, Verilog, SystemVerilog) and embedded protocols (AXI, AHB, APB).

Responsabilités

  • Own DfT insertion definition, implementation, and bring-up.
  • Define DfT strategies with SoC architects and drive implementation with teams.
  • Lead improvements to DfT flows and documentation.
  • Engage in pre/post-sales activities and risk analysis.
  • Collaborate with digital design, layout, and engineering teams.
  • Interact with international customers in aeronautics/defense sectors.

Connaissances

DfT concepts
HDL languages
English communication
project collaboration
multicultural teamwork

Formation

Master’s degree in Microelectronics

Outils

Modus (Cadence)
Tessent (Siemens/Mentor)
TestMax (Synopsys)
Cadence Genus
Cadence Tempus
LEC
XCelium
PrimeTime
VCS
Questa

Description du poste

NanoXplore SAS in Meylan is seeking a dedicated DfT Engineer to own DfT insertion from specification to silicon bring-up. You will define strategies with SoC architects and drive implementation with design teams across 28nm to 7nm nodes, ensuring pre-tape-out validation and post tape-out support.

You will also improve DfT flows, contribute to pre/post-sales activities, and collaborate with digital, layout, and engineering teams, while supporting ISO-9001 quality adherence in a multicultural

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

DFT (Design For Testability) Engineer (F/M)
DFT (Design For Testability) Engineer (F/M)

NanoXplore SAS • Meylan

Sur place
EUR 70 000 - 95 000
Senior Digital ASIC Design Engineer: Front-End & DfT Lead
Senior Digital ASIC Design Engineer: Front-End & DfT Lead

microTECH Global Limited • Grenoble

Hybride
EUR 45 000 - 65 000
Junior DFT Engineer: SoC RTL to Silicon
Junior DFT Engineer: SoC RTL to Silicon

NXP Semiconductors • France

À distance
EUR 40 000 - 50 000
Lead Digital RTL Architect (ASIC/FPGA) – Hybrid
Lead Digital RTL Architect (ASIC/FPGA) – Hybrid

NanoXplore SAS • Sèvres

Hybride
EUR 90 000 - 120 000
2 jours de télétravail
Prototypage & Emulation Engineer
Prototypage & Emulation Engineer

NanoXplore SAS • Paris

Sur place
EUR 65 000 - 90 000
Senior SoC/IP Verification Lead & Team Mentor
Senior SoC/IP Verification Lead & Team Mentor

NanoXplore SAS • Sèvres

Sur place
EUR 110 000 - 140 000
Competitive package
Growth opportunities
Employee development
+1
Senior Soc/IP Verification Engineer and Team lead (F/M)
Senior Soc/IP Verification Engineer and Team lead (F/M)

NanoXplore SAS • Sèvres

Sur place
EUR 110 000 - 140 000
Competitive package
Growth opportunities
Employee development
+1
Senior Digital SoC Design Engineer
Senior Digital SoC Design Engineer

NXP Semiconductors • Caen

Sur place
EUR 50 000 - 70 000
RTL & Digital Design Tech Lead (F/M)
RTL & Digital Design Tech Lead (F/M)

NanoXplore SAS • Sèvres

Hybride
EUR 90 000 - 120 000
2 jours de télétravail
Senior Digital Design Engineer
Senior Digital Design Engineer

microTECH Global Limited • Grenoble

Hybride
EUR 45 000 - 65 000