DFT Engineer CH, UK

Kandou Ai

Saint-Sulpice

On-site

EUR 129,000 - 162,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Kandou Ai in Lausanne, Switzerland or UK is seeking a resourceful DFT Engineer to join our high-speed semiconductor team. You will work on hierarchical MBIST, scan insertion, ATPG patterns and IJTAG-based test development to improve chip test quality and yield.

You will collaborate with test and production teams, debug silicon issues, and define timing constraints for test modes. A strong background in DFT (5+ years), SystemVerilog knowledge and experience with EDA tools is required.

Qualifications

  • 5+ years of DFT experience including implementation, test pattern development, and simulation
  • Proven experience in contributing to DFT solution to complex designs
  • Experience with IJTAG methodologies
  • Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
  • Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
  • Good debug capabilities in simulating patterns with timing
  • Experience with industry standard EDA tools for DFT, timing, and simulation
  • Knowledge of System Verilog

Responsibilities

  • Hierarchical MBIST and scan insertion, BSD implementation
  • ATPG pattern generation, coverage analysis, converging to high coverage metrics
  • Pattern simulations with timing
  • Defining test mode timing constraints, analyzing the timing reports and converge timing
  • Developing cycle accurate functional patterns using IJTAG methodology
  • Closely working with the test and production engineering teams to debug and bring up devices at probe and final test
  • Debugging silicon issues

Skills

Excellent communication skills
Excellent debugging skills
Good scripting skills to develop autom

Education

Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)

Tools

IJTAG

Job description

Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

We are actively seeking a resourceful DFT Engineer based in Lausanne, Switzerland or UK

Key Responsibilities
  • Hierarchical MBIST and scan insertion, BSD implementation

  • ATPG pattern generation, coverage analysis, converging to high coverage metrics

  • Pattern simulations with timing

  • Defining test mode timing constraints, analyzing the timing reports and converge timing

  • Developing cycle accurate functional patterns using IJTAG methodology

  • Closely working with the test and production engineering teams to debug and bring up devices at probe and final test

  • Debugging silicon issues

Skills
  • Excellent communication skills, and strong team player with can do type of attitude

  • Excellent debugging skills

  • Good scripting skills to develop automation

Qualifications
  • 5+ years of DFT experience including implementation, test pattern development, and simulation

  • Proven experience in contributing to DFT solution to complex designs

  • Experience working with IJTAG methodologies

  • Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies

  • Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics

  • Good debug capabilities in simulating patterns with timing

  • Experience with industry standard EDA tools for DFT, timing, and simulation

  • Knowledge of System Verilog

Education
  • Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)

Find more English Speaking Jobs in Switzerland on Arbeitnow

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DFT Engineer – High-Speed Semiconductors (Lausanne/UK)
DFT Engineer – High-Speed Semiconductors (Lausanne/UK)

Kandou Ai • Saint-Sulpice

On-site
EUR 129,000 - 162,000
Digital Design Engineer, UK, CH
Digital Design Engineer, UK, CH

Kandou Ai • Saint-Sulpice

On-site
EUR 129,000 - 173,000
Test Engineer
Test Engineer

IC Resources • Nice

On-site
EUR 40,000 - 55,000
Advanced R&D - Physical Design Engineer
Advanced R&D - Physical Design Engineer

Kandou Ai • Saint-Sulpice

On-site
EUR 129,000 - 194,000
Advanced R&D - Analog Design Engineer
Advanced R&D - Analog Design Engineer

Kandou Ai • Saint-Sulpice

On-site
EUR 129,000 - 194,000
Junior Characterization Engineer
Junior Characterization Engineer

Kandou Ai • Saint-Sulpice

On-site
EUR 76,000 - 97,000
Analog Design Engineer
Analog Design Engineer

Kandou Ai • Saint-Sulpice

On-site
EUR 70,000 - 110,000
DFT (Design For Testability) Engineer (F/M)
DFT (Design For Testability) Engineer (F/M)

NanoXplore SAS • Meylan

On-site
EUR 70,000 - 95,000
Contract: Full Time CDI
Competitive salary + internal benefits
Ingénieur DFT ASIC — Design for Test & RTL
Ingénieur DFT ASIC — Design for Test & RTL

ELSYS Design SA • Valbonne

On-site
EUR 60,000 - 85,000
RTT 10 jours / an
Repas ou Titre-restaurant
Mutuelle santé famille
+5
Senior Digital Design Engineer – High-Speed AI Hardware
Senior Digital Design Engineer – High-Speed AI Hardware

Kandou Ai • Saint-Sulpice

On-site
EUR 129,000 - 173,000