Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm

Markham

On-site

CAD 124,200 - 174,200

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive benefits package
RSU grants

Job summary

Qualcomm Canada ULC is seeking ASIC Design Verification Engineers to join a compact, expert team focused on Snapdragon DSP processors. You will verify complex IP blocks, write tests in SystemVerilog, and contribute to testbench architecture while collaborating closely with design and verification teams to achieve high-quality silicon.

New grads to senior staff are welcome; roles vary by experience. The team emphasizes strong problem solving, communication, and self-motivation in a fast-paced

Qualifications

  • Bachelor's degree in Science, Engineering, or related field with 4+ years in ASIC design/verification
  • Master's degree with 3+ years of related experience or PhD with 2+ years
  • Proficiency in ASIC verification methodologies (UVM, coverage-driven, constrained-random)
  • Experience with SystemVerilog testbench components and scripting

Responsibilities

  • Verify a complex IP block using UVM methodology
  • Collaborate with Design team to test, debug and close coverage
  • Modify testbench components to verify new features
  • Write tests in SystemVerilog and create assertions/coverage
  • Maintain regression and triage failures
  • Contribute to testbench architecture and verification methodology
  • Assist integration testing and performance testing

Skills

Problem solving
Analytical thinking
Communication skills
Self-motivated
Team player

Education

Bachelor's in Engineering/Computer Engineering
Master's in Science/Engineering
PhD in Science/Engineering

Tools

SystemVerilog
Python
CShell

Job description

Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Do you ever wonder when connected devices become thinking devices? Be part of the group that is working on technology that will bring Cognition to all connected devices: That means devices that don’t just react to their surroundings, they interact with the world.

We are a compact, tightly knit ASIC IP team of architects, design, and verification engineers. We create HW IP in the heart of the Snapdragon DSP Neural Processing Unit (NPU) that works in coordination with the other NPU components to accelerate AI machine learning, video and other dsp applications. We’re continuously evolving and improving our design and verification architectures to tackle complex engineering problems. To achieve the high standards of Qualcomm products, our team members contribute with a variety of skills and participate in many aspects of the design, verification, and final product evaluation processes.

We are looking for few good ASIC Design Verification Engineers to be part of our team to innovate and design leading edge Qualcomm Snapdragon DSP processors that will empower AI and video processing applications and products. We are open to all levels of applicants; the role (Jr, Sr., Staff) and responsibility will be commensurate with experience. New Position

As part of our team your responsibilities would include:
  • Verification of a complex IP block using UVM methodology
  • Resolving architecture, design, or verification problems by applying sound ASIC engineering practices with minimal supervision
  • Collaborating closely with the Design team to test, debug and close coverage on the design
  • Modifying testbench components such as scoreboard, agents, sequences, to verify new features
  • Writing tests in SystemVerilog
  • Writing functional coverage and assertions using SystemVerilog
  • Regression maintenance and triaging of test failures
  • Contributing to testbench architecture and optimization
  • Contributing to testplan implementation and verification methodology
  • Supporting integration testing of the design
  • Performance testing
Qualifications
  • Strong problem solving and analytical thinking skills
  • Excellent communication skills
  • Self-motivated, goal oriented, team player
New Grad
  • Bachelors - Engineering, Computer Engineering
  • Understanding of digital logic
  • Understanding of objected oriented programming concepts
  • some design or DV experience, whether in work, co-op, or coursework
Senior or above:
  • 2+ years of direct experience in ASIC verification
  • Experience with verification methodology (UVM, assertions, coverage-driven constrained-random verification)
  • Experience with scripting languages (Python, CShell)
Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accommodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:

$124,200.00 - $174,200.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm • Markham

On-site
CAD 124,000 - 175,000
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Nutanix • Markham

On-site
CAD 124,000 - 174,000
ASICS Design Verification Engineer
ASICS Design Verification Engineer

Qualcomm • Vancouver

On-site
CAD 105,000 - 155,000
Senior ASIC Verification Engineer, Low Power AI Subsystems
Senior ASIC Verification Engineer, Low Power AI Subsystems

Qualcomm • Markham

On-site
CAD 105,000 - 155,000
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago

Qualcomm • Toronto

Hybrid
CAD 105,000 - 155,000
Validation Engineer, Senior
Validation Engineer, Senior

Qualcomm • Toronto

On-site
CAD 146,000 - 217,000
Annual discretionary bonus
Opportunity for RSU grants
Comprehensive benefits package
Physical Design Engineer, Staff
Physical Design Engineer, Staff

Qualcomm • Toronto

On-site
CAD 124,000 - 174,000
Discretionary bonus program
RSU grants
Benefits package
ASIC/FPGA Design Verification Engineer, Senior Staff
ASIC/FPGA Design Verification Engineer, Senior Staff

Qualcomm • Ottawa

On-site
CAD 110,000 - 150,000
Engineer
Engineer

Qualcomm • Markham

On-site
CAD 90,000 - 135,000
ASIC/FPGA Design Verification Engineer, Senior Staff Ottawa, Ontario, Canada ASICS Engineering Posted a day ago
ASIC/FPGA Design Verification Engineer, Senior Staff Ottawa, Ontario, Canada ASICS Engineering Posted a day ago

Qualcomm • Ottawa

On-site
CAD 120,000 - 190,000