Staff Engineer Design Automation (f/m/div)

Infineon Technologies AG

Graz

On-site

EUR 65,000 - 90,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Infineon Technologies AG in Graz, Austria, seeks a Research & Development engineer to support mixed-signal IC design workflows and provide first-level EDA tool support.

You will collaborate with chip designers, drive enhancements to the working environment, and promote AI-driven methodologies while fostering global knowledge sharing within the Design Application Engineering community.

Qualifications

  • A university degree in Electrical Engineering, Computer Science or equivalent.
  • 3-5 years of relevant work experience preferred.
  • Programming skills: Python, Perl, Tcl, SKILL (Cadence).
  • Strong experience with Unix/Linux and remote computing environments.
  • Experience with state-of-the-art EDA tools (Cadence, Synopsys, Siemens).
  • Knowledge of hardware description languages (HDL).
  • Basic knowledge of analog and digital design techniques.
  • Experience with GenAI tools.
  • Strong soft skills including teamwork, customer cooperation, technical communication, and time management.
  • Fluent English; German is a strong plus.

Responsibilities

  • Work in the Research & Development mixed-signal IC design organization.
  • Support R&D chip designers with daily issues related to mixed-signal development flow and EDA tools (first-level support).
  • Proactively consult with chip design projects to ensure efficient usage of tools and methodologies.
  • Trigger and track enhancements to the design environment for high availability.
  • Collaborate with internal software tool providers to improve solutions.
  • Promote new methodologies (AI-driven) and support their rollout in design projects.
  • Foster knowledge sharing within the global Design Application Engineering Community.

Skills

Python
Perl
Tcl
SKILL (Cadence)
Unix/Linux
EDA tools
Cadence
Synopsys
Siemens
HDL
GenAI tools
Soft skills
English
German

Education

Electrical Engineering
Computer Science
Equivalent

Tools

Cadence
Synopsys
Siemens

Job description

Responsibilities
  • Work in the Research & Development mixed-signal IC design organization
  • Support Research & Development chip designers resolve daily issues related to the mixed-signal IC development flow as well as to related EDA software tools and methodologies (first‑level support)
  • Proactively consult with chip design projects to ensure proper and efficient usage of the working environment, software tools, and related methodologies
  • Trigger and track the implementation of enhancements to the design environment to ensure high availability for productive usage
  • Work closely with internal software tool and methodology providers to improve and develop new solutions
  • Promote new methodologies (especially those AI‑driven) and support their roll‑out in design projects
  • Foster knowledge sharing within the global Design Application Engineering Community
Qualifications
  • A university degree in Electrical Engineering, Computer Science or equivalent
  • Ideally 3‑5 years of relevant work experience
  • Programming skills: Python, Perl, Tcl, SKILL (Cadence)
  • Strong experience in Unix/Linux and remote computing environments
  • Experience with state‑of‑the‑art EDA tools (Cadence, Synopsys, Siemens)
  • Knowledge of hardware description languages
  • Basic knowledge of analog and digital design techniques
  • Experience with GenAI tools
  • Strong soft skills including team and customer cooperation, technical communication, and time management
  • Fluent English skills with German as a strong plus
Benefits

We offer competitive salaries and additional benefits based on your performance, experience and qualification. The employment is in accordance with the collective salary and wage agreement for employees of the electrical and electronics industry, employment group G (https://www.feei.at/wp-content/uploads/2024/04/minimum-wages-blue-collar-workers-2025.pdf). The monthly salary is paid 14 times per annum. We offer a higher compensation depending on your expertise and skills.

Equal Opportunity Statement

We embrace diversity and inclusion and welcome everyone for who they are. We base our recruiting decisions on the applicant’s experience and skills. We are committed to give all applicants and employees equal opportunities.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Engineer Analog Design
Staff Engineer Analog Design

Infineon Technologies Austria AG • Villach

On-site
EUR 90,000 - 110,000
Senior Engineer Analog Mixed-Signal Design (f/m/div)
Senior Engineer Analog Mixed-Signal Design (f/m/div)

Infineon Technologies AG • Villach

On-site
EUR 54,000 - 70,000
Staff Engineer Analog Design (f/m/div)
Staff Engineer Analog Design (f/m/div)

Infineon Technologies AG • Villach

On-site
EUR 90,000 - 120,000
(Senior) Staff PDK Development Engineer (d/m/f)
(Senior) Staff PDK Development Engineer (d/m/f)

ams OSRAM • Premstätten

On-site
EUR 75,000 - 110,000
Competitive salaries
Equal Employment Opportunity Employer
Elektroniker/in - Geräte und Systeme
Elektroniker/in - Geräte und Systeme

Infineon Technologies Austria AG • Graz

On-site
EUR 82,000 - 110,000
Internship: Software Developer with AI/ML Focus for Chip-Package-Board CoDesign (f/m/div)
Internship: Software Developer with AI/ML Focus for Chip-Package-Board CoDesign (f/m/div)

Infineon Technologies AG • Villach

On-site
EUR 12,000 - 18,000
Senior R&D Service Engineer: IC Design Flow (all genders)
Senior R&D Service Engineer: IC Design Flow (all genders)

Silicon Austria Labs GmbH • Linz

On-site
EUR 55,800 - 68,200
Relocation support
Training opportunities
Work-life balance
+2
Hardware Design Engineer (f/m/x) – Global Product Development & Expat Opportunity
Hardware Design Engineer (f/m/x) – Global Product Development & Expat Opportunity

Anton Paar GmbH • Graz

On-site
EUR 36,000 - 43,000
Long‑term international assignment
Onboarding in Graz
Professional development
Principal Engineer Module Design (f/m/div)
Principal Engineer Module Design (f/m/div)

Infineon Technologies AG • Villach

On-site
EUR 90,000 - 130,000
Senior R&D Service Engineer: IC Design Flow (all genders)
Senior R&D Service Engineer: IC Design Flow (all genders)

Silicon Austria Labs (SAL) • Linz

On-site
EUR 56,000 - 68,000
Relocation support
Career development
Family-friendly culture
+2