Verification Hardware Engineer

Anysilicon; Austin (TX); Hybrid; USD 100,000 - 150,000; Full time

Job summary

Qualcomm Technologies, Inc. is seeking a Hardware Verification Engineer to join the ASICS Engineering group in Austin, TX. You will verify complex DSPs and coprocessors for AI/ML applications, using SystemVerilog, UVM, and Python scripts to automate flows.

You will design verification plans, develop reusable components, and work with design, architecture, and software teams to ensure high-quality silicon products in a fast-paced environment.

Qualifications

• Requires 2+ years of ASIC design/verification experience or 1+ year with a Master's or PhD.
• Solid experience with SystemVerilog, UVM, and test bench architecture.
• Strong fundamentals in digital design and computer architecture.

Responsibilities

• Develop and implement test benches using SystemVerilog and UVM.
• Design and execute verification plans based on design specs.
• Apply OOD to build scalable verification components.
• Collaborate with cross-functional teams to define test strategies and coverage.
• Write and maintain scripts to automate verification flows.
• Debug and resolve issues in simulation and emulation environments.
• Contribute to verification infrastructure and methodologies.
• Communicate progress, issues, and solutions to team and stakeholders.

Skills

SystemVerilog

UVM

OOP concepts

Test bench architecture

Python scripting

Perl scripting

Shell scripting

Problem solving

Communication skills

Education

Bachelor's degree in Science/Engineering

Master's degree in Science/Engineering

PhD in Science/Engineering

Tools

SystemVerilog

UVM

Python

Perl

Shell

Job description

Qualcomm Technologies, Inc. is looking for a motivated Hardware Verification Engineer to join its Engineering Group, specifically within ASICS Engineering. The role involves verifying complex digital designs, particularly Qualcomm's DSP and coprocessor for AI/ML solutions, using industry-standard methodologies and tools. The engineer will collaborate with design, architecture, and software teams to ensure high-quality silicon products.

Responsibilities:

• Develop and implement test benches using SystemVerilog and UVM.
• Design and execute verification plans based on design specifications and architecture documents.
• Apply Object-Oriented Design (OOD) principles to build scalable and reusable verification components.
• Collaborate with cross-functional teams to define test strategies and ensure comprehensive coverage.
• Write and maintain scripts (Python, Perl, Shell, etc.) to automate verification flows and improve productivity.
• Debug and resolve complex issues in simulation and emulation environments.
• Contribute to the development of verification infrastructure and methodologies.
• Communicate effectively with team members and stakeholders to report progress, issues, and solutions.

Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
• OR Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
• OR PhD in Science, Engineering, or related field.

Skills:

• Proficiency in SystemVerilog and UVM methodology.
• Strong understanding of Object-Oriented Programming (OOP) and test bench architecture.
• Experience with scripting languages such as Python, Perl, or Shell.
• Solid grasp of computer architecture and digital design fundamentals.Demonstrated problem-solving skills and the ability to work independently.
• Excellent communication skills, both written and verbal.
• Ability to thrive in a fast-paced and dynamic environment.

Tell us what you're building and we'll recommend qualified vendors for your project.

• ASIC Design Services
• Verification
• Packaging & Wafer
• Semiconductor IP

Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

• ASIC Design Services
• Verification
• Packaging & Wafer
• Semiconductor IP

Free No obligation Response within 24 hours