Technical Intern, Physical Design

Ampere

Santa Clara (CA)

On-site

USD 76,000 - 83,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Hourly pay
Mentorship and on-the-job training
Ergo friendly desk setup
Game rooms and social spaces
Micro-kitchens and snacks

Job summary

Ampere invites interns to contribute to high-performance CPU design with a focus on energy-efficient AI compute. The internship runs Fall 2026 (Sept–Dec) and emphasizes hands-on participation in physical design blocks, timing, and verification within a collaborative team.

As part of Ampere's internship program, you’ll build networks, gain technical expertise, and receive mentorship while contributing to real design efforts across the company.

Qualifications

  • Pursuing a master’s degree in Electrical Engineering with a focus on VLSI/high-speed design.
  • Experience in floorplanning, place & route, timing constraints generation.
  • Knowledge of CMOS 7nm process implications on physical design.
  • Proficient in Tcl, Python, and shell scripting.

Responsibilities

  • Design and implement solutions using timing, floor-planning, high-speed techniques, and formal verification.
  • Run synthesis, placement, CTS, routing to make blocks ready for sign-off.
  • Automate workflows with EDA tool scripting to improve throughput and quality.
  • Implement lower-geometry designs using 7nm rules and device characteristics.
  • Utilize design libraries and macro-compiler tools to support processor design.

Skills

Floor planning
Place & route
Timing constraints
Scripting Tcl
Python
Shell scripting

Education

Master's in Electrical Engineering (VLSI/high-speed microprocessor design)

Tools

EDA tools

Job description

Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.

Description

Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team -

About The Role

As part of the physical design team, own and implement large partitions of high-performance processor blocks using digital design implementation tools.

The Ampere Internship program focuses on you to build your networks, support your efforts in making an impact, and giving you exposure to what Ampere does and how Ampere operates across the company. We want you to leave with the feeling that what you've worked on made a difference, a new level of confidence of what you're capable of, technical expertise, and a new network of contacts.

Internship period is full-time for fall 2026 (September - December)

What You’ll Achieve
  • Design, and implement solutions using knowledge of timing, floor-planning, high speed design techniques, and formal verification techniques
  • Apply semi-custom, and ASIC-methodologies, as required, to run, synthesis, placement, CTS, routing, and complete other physical design tasks to make the block ready for sign-off
  • Use EDA tool-based programming and scripting techniques to automate and improve throughput and quality
  • Implement lower-geometry designs using CMOS-7nm rules, device characteristics to implement data-paths, and large physical blocks
  • Use state-of-the-art macro-compilers, design-cell libraries to provide appropriate design libraries to the processor design team
About You
  • Hands on experience in floor planning, place & route, power and clock distribution, pin placement and timing constraints generation
  • Timing convergence using high speed design techniques
  • Physical design of high frequency chips with emphasis on successful timing closureExcellent understanding of geometry/ process/ device technology implications on physical design. 16nm and 7nm experience is required
  • Good understanding of static timing analysis (STA), EM/IR and sign-off flow Experience in physical design verification
  • Good programming/scripting skills: Tcl, python, expect, shell
Education

Currently pursuing a master’s degree in Electrical Engineering, specialization: VLSI design, high-speed microprocessor design

What We’ll Offer

At Ampere we believe in taking care of our interns and providing a competitive rewards package that includes an hourly rate and comprehensive benefits. The pay range for this role is between $55 and $60 per hour.

Benefits Highlights Include
  • Premium medical, dental, and vision insurance
  • Mentorship and on-the-job training from industry experts
  • Ergo friendly desk set-up
  • Vibrant game rooms to take a break and bond with colleagues
  • Micro-kitchens with a variety of healthy snacks, espresso, and refreshing drinks

And there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our interns to do more and grow more. We are excited to share more about our internship opportunities with you through the interview process.

Internships are open to all eligible students regardless of age including veterans who returned to school.

Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Technical Intern, Physical Design
Technical Intern, Physical Design

Ampere Computing • Santa Clara (CA)

On-site
USD 76,000 - 83,000
Mentorship
Healthy snacks
Ergo desk
+2
Principal CAD Engineer
Principal CAD Engineer

Ampere • Santa Clara (CA)

On-site
USD 195,000 - 292,000
Health insurance
401K retirement plan
Unlimited flextime
Distinguished Signal Integrity Engineer
Distinguished Signal Integrity Engineer

Ampere • Santa Clara (CA)

On-site
USD 279,000 - 420,000
Premium medical, dental, and vision insurance
Unlimited flextime and 10+ paid holidays
Variety of healthy snacks and drinks
Distinguished Signal Integrity Engineer
Distinguished Signal Integrity Engineer

Ampere • Portland (OR)

On-site
USD 279,000 - 420,000
Premium medical, dental, and vision insurance
Unlimited flextime
401(k) retirement plan
Principal SoC IP & Interconnect Architect
Principal SoC IP & Interconnect Architect

Ampere Computing • Santa Clara (CA)

On-site
USD 182,000 - 273,000
Health benefits
Unlimited flextime
401K plan
+1
Physical Design Intern — High-Speed ASIC (7nm/16nm)
Physical Design Intern — High-Speed ASIC (7nm/16nm)

Ampere • Santa Clara (CA)

On-site
USD 76,000 - 83,000
Hourly pay
Mentorship and on-the-job training
Ergo friendly desk setup
+2
Principal SoC IP & Interconnect Architect
Principal SoC IP & Interconnect Architect

Ampere • Portland (OR)

On-site
USD 182,000 - 273,000
Health insurance
401K retirement plan
Unlimited flextime
+1
Principal SoC IP & Interconnect Architect
Principal SoC IP & Interconnect Architect

Ampere • Santa Clara (CA)

Hybrid
USD 195,000 - 292,000
Health insurance
Dental insurance
Vision insurance
+3
Senior Principal Analog Methodology Engineer
Senior Principal Analog Methodology Engineer

Ampere • Durham (NC)

On-site
USD 187,000 - 281,000
Premium health insurance
Dental and vision insurance
401K retirement plan
+1
Principal Front-End Design Automation Engineer
Principal Front-End Design Automation Engineer

Ampere • Portland (OR)

On-site
USD 182,000 - 273,000