Technical Intern, Physical Design

Ampere Computing

Santa Clara (CA)

On-site

USD 76,000 - 83,000

Full time

9 days ago
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Mentorship
Healthy snacks
Ergo desk
Game rooms
On-the-job training

Job summary

Ampere Computing invites applications for a full-time fall 2026 internship focused on physical design of high-performance processor blocks. You will join a growing team and contribute to timing closure, CAD flows, and design verification, gaining hands-on experience across ASIC methodologies.

Ideal candidates are pursuing a Master’s in Electrical Engineering with VLSI focus, have strong scripting skills, and are eager to advance in a cutting-edge AI compute environment.

Qualifications

  • Pursuing a master's in Electrical Engineering with VLSI focus.
  • Experience in floor planning, place & route, and timing constraints.
  • Familiarity with high-speed design and CMOS 7nm rules.
  • Knowledge of STA, EM/IR and sign-off flow.
  • Proficiency in Tcl and Python scripting.

Responsibilities

  • Design and implement large partitions of processor blocks.
  • Run synthesis, placement, CTS, routing for block prep.
  • Automate workflows with EDA scripting.
  • Develop lower-geometry designs using 7nm CMOS rules.
  • Work with design libraries and macro-compilers.

Skills

Floor planning
Place & route
Power distribution
Timing constraints
STA/EM/IR
Tcl/Python scripting

Education

Master's in Electrical Engineering

Tools

EDA tools

Job description

Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.

As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications.

Join us at Ampere and work alongside a passionate and growing team.

About the role:

As part of the physical design team, own and implement large partitions of high-performance processor blocks using digital design implementation tools.

The Ampere Internship program focuses on you to build your networks, support your efforts in making an impact, and giving you exposure to what Ampere does and how Ampere operates across the company. We want you to leave with the feeling that what you've worked on made a difference, a new level of confidence of what you're capable of, technical expertise, and a new network of contacts.

Internship period is full-time for fall 2026 (September - December)

What you’ll achieve:
  • Design, and implement solutions using knowledge of timing, floor-planning, high speed design techniques, and formal verification techniques
  • Apply semi-custom, and ASIC-methodologies, as required, to run, synthesis, placement, CTS, routing, and complete other physical design tasks to make the block ready for sign-off
  • Use EDA tool-based programming and scripting techniques to automate and improve throughput and quality
  • Implement lower-geometry designs using CMOS-7nm rules, device characteristics to implement data-paths, and large physical blocks
  • Use state-of-the-art macro-compilers, design-cell libraries to provide appropriate design libraries to the processor design team
About you:
  • Hands on experience in floor planning, place & route, power and clock distribution, pin placement and timing constraints generation
  • Timing convergence using high speed design techniques
  • Physical design of high frequency chips with emphasis on successful timing closure
  • Excellent understanding of geometry/ process/ device technology implications on physical design. 16nm and 7nm experience is required
  • Good understanding of static timing analysis (STA), EM/IR and sign-off flow Experience in physical design verification
  • Good programming/scripting skills: Tcl, python, expect, shell
Education:

Currently pursuing a master’s degree in Electrical Engineering, specialization: VLSI design, high-speed microprocessor design

What we’ll offer:

At Ampere we believe in taking care of our interns and providing a competitive rewards package that includes an hourly rate and comprehensive benefits. The pay range for this role is between $55 and $60 per hour. Benefits highlights include:

  • Premium medical, dental, and vision insurance
  • Mentorshipand on-the-job training from industry experts
  • Ergo friendly desk set-up
  • Vibrant game rooms to take a break and bond withcolleagues
  • Micro-kitchens with a variety of healthy snacks, espresso, and refreshing drinks

Internships are open to all eligible students regardless of age including veterans who returned to school.

#LI-TC

Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Technical Intern, Physical Design
Technical Intern, Physical Design

Ampere • Santa Clara (CA)

On-site
USD 76,000 - 83,000
Hourly pay
Mentorship and on-the-job training
Ergo friendly desk setup
+2
Principal CAD Engineer
Principal CAD Engineer

Ampere • Santa Clara (CA)

On-site
USD 195,000 - 292,000
Health insurance
401K retirement plan
Unlimited flextime
Distinguished Signal Integrity Engineer
Distinguished Signal Integrity Engineer

Ampere • Portland (OR)

On-site
USD 279,000 - 420,000
Premium medical, dental, and vision insurance
Unlimited flextime
401(k) retirement plan
Distinguished Signal Integrity Engineer
Distinguished Signal Integrity Engineer

Ampere • Santa Clara (CA)

On-site
USD 279,000 - 420,000
Premium medical, dental, and vision insurance
Unlimited flextime and 10+ paid holidays
Variety of healthy snacks and drinks
Physical Design Intern — High-Speed ASIC (7nm/16nm)
Physical Design Intern — High-Speed ASIC (7nm/16nm)

Ampere • Santa Clara (CA)

On-site
USD 76,000 - 83,000
Hourly pay
Mentorship and on-the-job training
Ergo friendly desk setup
+2
Principal SoC IP & Interconnect Architect
Principal SoC IP & Interconnect Architect

Ampere Computing • Santa Clara (CA)

On-site
USD 182,000 - 273,000
Health benefits
Unlimited flextime
401K plan
+1
Distinguished CAD Engineer
Distinguished CAD Engineer

Ampere Computing • Santa Clara (CA)

On-site
USD 293,000 - 440,000
Health insurance
401K retirement plan
Unlimited flextime
+1
Principal Front-End Design Automation Engineer
Principal Front-End Design Automation Engineer

Ampere Computing • Portland (OR)

On-site
USD 182,000 - 273,000
Health, dental, vision insurance
401K retirement plan
Paid holidays
Sr. Principal Front-End Design Automation Engineer
Sr. Principal Front-End Design Automation Engineer

Ampere • Portland (OR)

On-site
USD 226,000 - 339,000
Health insurance
401K retirement plan
Unlimited flextime
+1
Senior Principal Analog Methodology Engineer
Senior Principal Analog Methodology Engineer

Ampere • Santa Clara (CA)

On-site
USD 187,000 - 281,000
Premium medical insurance
401K retirement plan
Unlimited flextime
+1