Staff Digital Design Engineer - Hybrid SoC RTL Lead

Powerlattice Technologies Inc

Chandler (AZ)

Hybrid

USD 150,000 - 200,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Stock options
Health, dental, vision, 401(k)

Job summary

Powerlattice Technologies Inc. is seeking a Senior or Staff Digital Design Engineer to own digital blocks and RTL development for SoCs.

The role collaborates with verification, DFT, physical implementation, firmware, and systems teams in a startup environment where individual contributions drive product success. The candidate will design microarchitecture, code synthesizable RTL, and assist with timing closures, LEC, and post-silicon debugging as part of a hybrid work model at Chandler, AZ or

Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
  • 6+ years of digital IC design experience.
  • Strong hands-on RTL development using Verilog or SystemVerilog.
  • Experience designing digital blocks for complex SoCs or ASICs.

Responsibilities

  • Develop microarchitecture for assigned digital blocks and subsystems.
  • Design, code, and maintain high-quality, synthesizable RTL.
  • Evaluate design tradeoffs involving performance, power, area, and testability.
  • Integrate RTL into larger subsystem/SoC environments and support timing closure.

Skills

RTL design
Verilog / SystemVerilog
Digital IC design
SoC integration
Debugging & verification

Education

Bachelor's or Master's in Electrical/Computer Engineering

Tools

Synopsys
Cadence

Job description

Powerlattice Technologies Inc. is seeking a Senior or Staff Digital Design Engineer to own digital blocks and RTL development for SoCs.

The role collaborates with verification, DFT, physical implementation, firmware, and systems teams in a startup environment where individual contributions drive product success. The candidate will design microarchitecture, code synthesizable RTL, and assist with timing closures, LEC, and post-silicon debugging as part of a hybrid work model at Chandler, AZ or

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Hybrid Senior Digital Design Engineer SoC/RTL, Stock Options
Hybrid Senior Digital Design Engineer SoC/RTL, Stock Options

Powerlattice Technologies Inc. • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)
Senior Digital Design Engineer
Senior Digital Design Engineer

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock options
Health, dental, vision, 401(k)
Senior Digital Design Engineer
Senior Digital Design Engineer

Powerlattice Technologies Inc. • Chandler (AZ)

On-site
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)
Senior Design Verification Lead, SoC Power Chips (Hybrid)
Senior Design Verification Lead, SoC Power Chips (Hybrid)

Powerlattice Technologies Inc • Vancouver (WA)

Hybrid
USD 160,000 - 190,000
Stock options
Benefits package
Senior Analog IC Designer – Hybrid, Stock Options
Senior Analog IC Designer – Hybrid, Stock Options

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock option grant
Benefits package including health, 401
Senior Design Verification Lead (Hybrid) – SoC & Power
Senior Design Verification Lead (Hybrid) – SoC & Power

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 160,000 - 190,000
Stock options
Health, dental, vision, and 401(k)
Senior Analog IC Design Engineer - Hybrid, Stock Options
Senior Analog IC Design Engineer - Hybrid, Stock Options

Powerlattice Technologies Inc • Vancouver (WA)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)
Senior Digital Design Architect for SoC & IP
Senior Digital Design Architect for SoC & IP

Microchip Technology Inc • Chandler (AZ)

On-site
USD 75,000 - 232,000
Health benefits from day one
ESPp program with 2 year look back
Senior or Staff Design Verification Engineer
Senior or Staff Design Verification Engineer

Powerlattice Technologies Inc • Vancouver (WA)

Hybrid
USD 160,000 - 190,000
Stock options
Benefits package
Senior/Staff Analog IC Design Engineer
Senior/Staff Analog IC Design Engineer

Powerlattice Technologies Inc • Vancouver (WA)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)