Senior Physical Design Engineer

Google

Mountain View (CA)

On-site

USD 163,000 - 236,000

Full time

25 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Google is seeking a senior Electrical Engineer to lead physical design for custom ASICs powering Google products. You will drive RTL2GDS implementation, manage full-chip physical work, and optimize for power, performance, and area.

A Bachelor's degree in Electrical Engineering and about 8 years of physical design exposure are required, with hands-on experience in synthesis/PnR tools and STA sign-off. This role includes a competitive package with equity and benefits, and a strong emphasis on

Qualifications

  • Bachelor's degree in Electrical Engineering or equivalent practical experience.
  • 8 years of physical design experience.
  • Experience with one or more synthesis/PnR tools: Genus, Innovus, DC, ICC.
  • Experience in STA and sign-off convergence/optimizations.

Responsibilities

  • Develop RTL2GDS implementation for high Power, Performance, and Area (PPA) designs.
  • Manage full-chip level physical implementation.
  • Define and implement innovative schemes to improve Performance and Power.
  • Work with cross functional teams to deliver best Quality of results.

Skills

Synthesis & PnR
STA sign-off
Cross-functional
Tcl/Perl scripting

Education

Bachelor's degree in EE

Tools

Genus
Innovus
DC
ICC

Job description

In most instances, this position requires in-person interviews as part of the hiring process.

Minimum qualifications
  • Bachelor's degree in Electrical Engineering or equivalent practical experience.
  • 8 years of physical design experience
  • Experience in one or more synthesis/PnR tools (e.g., Genus, Innovus, DC, ICC).
  • Experience in high performance synthesis, PnR, sign-off convergence, including Static Timing Analysis (STA) and sign-off optimizations.
Preferred qualifications
  • Experience in top-level floorplanning, block integration.
  • Experience in low power design Implementation including UPF/CPF, multi-voltage domains, power gating.
  • Experience with ASIC design flows and methodology of Physical design.
  • Knowledge of fundamentals of computer architecture and of Verilog/SystemVerilog.
  • Understanding of Circuit design, device physics and deep submicron technology.
  • Exceptional skills with scripting languages such as Tcl, or Perl.
About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits

Responsibilities

Learn more about benefits at Google .

  • Develop all aspects of ASIC Register Transfer Level to Graphic Data System (RTL2GDS) implementation for high Power, Performance, and Area (PPA) designs.
  • Manage full-chip level physical implementation.
  • Define and implement innovative schemes to improve Performance and Power.
  • Work with cross functional teams to deliver best Quality of results.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Physical Design Engineer, FullChip/ASIC Implementation
Physical Design Engineer, FullChip/ASIC Implementation

Google • Mountain View (CA)

On-site
USD 138,000 - 197,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Google LLC • Mountain View (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target
Benefits
Senior Physical Design Engineer
Senior Physical Design Engineer

Google Inc. • Mountain View (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target 15%
Benefits
Senior Physical Design Engineer, FullChip/ASIC Implementation
Senior Physical Design Engineer, FullChip/ASIC Implementation

Google LLC • Mountain View (CA)

On-site
USD 163,000 - 236,000
Physical Design Engineer, FullChip/ASIC Implementation
Physical Design Engineer, FullChip/ASIC Implementation

Google Inc. • Mountain View (CA)

On-site
USD 138,000 - 197,000
Physical Design Engineer, FullChip/ASIC Implementation
Physical Design Engineer, FullChip/ASIC Implementation

Socket.dev • Mountain View (CA)

On-site
USD 118,000 - 197,000
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Google • Austin (TX)

On-site
USD 163,000 - 236,000
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Google • Portland (OR)

On-site
USD 163,000 - 236,000
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 163,000 - 236,000