Staff ASIC Power Engineer, ML Accelerators

Google

Sunnyvale (CA)

On-site

USD 192,000 - 278,000

Full time

5 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Google is seeking an experienced Power Architect to shape the future of AI/ML hardware acceleration, focusing on TPU power design and verification of complex digital designs within AI/ML-driven systems.

You will drive power efficiency for TPU designs, build robust models, and propose optimization techniques while collaborating with software and hardware teams to meet dynamic power targets.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, related field, or equivalent practical experience.
  • 10 years of experience in design or architecture (logic design, power architecture, performance, or SoC design).
  • Experience with power design, power modeling, power architecture, or power reduction methodologies/techniques.

Responsibilities

  • Contribute to design power modeling and drive convergence to power targets.
  • Investigate, spec, and deploy architectural and microarchitectural power optimization techniques.
  • Define best practices and methodologies to achieve low-power RTL designs.
  • Collaborate with cross-functional software and system teams to create novel power management architectures to meet dynamic power targets.
  • Be the technical lead of an experienced power team. Own the execution and delivery of complex technical projects end to end.

Skills

Power design
Power modeling
SoC design
Chip-wide power management
Technical leadership
Project ownership
Power optimization techniques

Education

Bachelor's degree in Electrical Engineering / Computer Engineering / Computer Science
Master's degree or PhD in Electrical Engineering / Computer Engineering or Computer Science

Job description

In most instances, this position requires in-person interviews as part of the hiring process.

Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience in design or architecture (e.g., logic design, power architecture, performance, or SoC design).
  • Experience with power design, power modeling, power architecture, or power reduction methodologies/techniques.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience defining and implementing chip-wide power management architectures and designs.
  • Experience in power modeling, measurement, and correlation across the pre- and post-silicon phases.
  • Experience with technical leadership and project ownership with a track record of successful delivery.
  • Understanding of modern power and thermal management techniques at both the silicon and system levels (including Dynamic Voltage and Frequency Scaling (DVFS), Turboing, Thermal Management, and System-Level Tradeoffs).
  • Ability to solve open-ended power and performance problems under ambiguity.
About The Job

In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As part of the TPU power design team, you will play a pivotal part in the improving power efficiency of our TPUs. You will drive power efficiency for our TPU designs, starting from building robust power models to proposing novel power optimization techniques. An ideal candidate would possess a deep background in modeling and optimizing chip power, as well as have an understanding of system level power considerations and tradeoffs.

The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits

Responsibilities

Learn more about benefits at Google .

  • Contribute to design power modeling and drive convergence to power targets.
  • Investigate, spec, and deploy architectural and microarchitectural power optimization techniques.
  • Define best practices and methodologies to achieve low-power RTL designs.
  • Collaborate with cross-functional software and system teams to create novel power management architectures to meet dynamic power targets.
  • Be the technical lead of an experienced power team. Own the execution and delivery of complex technical projects end to end.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Power Engineer, ML Accelerators
ASIC Power Engineer, ML Accelerators

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
ASIC Power Engineer, ML Accelerators
ASIC Power Engineer, ML Accelerators

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
ASIC Power Manager, ML Accelerators
ASIC Power Manager, ML Accelerators

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 279,000
Equity
TPU Co-Design Engineer, Google Cloud
TPU Co-Design Engineer, Google Cloud

Google • United States

On-site
USD 240,000 - 334,000
Senior Design and Integration Engineer, Cloud TPU
Senior Design and Integration Engineer, Cloud TPU

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Senior Staff Performance Codesign Engineer, TPU
Senior Staff Performance Codesign Engineer, TPU

Google • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
Senior Design and Integration Engineer, Cloud TPU
Senior Design and Integration Engineer, Cloud TPU

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 237,000
15% bonus target
Equity
Comprehensive benefits package
Senior Staff Performance Codesign Engineer, TPU
Senior Staff Performance Codesign Engineer, TPU

Google Inc. • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
Bonus target
Equity
Benefits
TPU SoC Design Engineer, Google Cloud
TPU SoC Design Engineer, Google Cloud

Google • United States

On-site
USD 116,000 - 166,000
Bonus target
Equity
Benefits
TPU SoC Design Engineer, Google Cloud
TPU SoC Design Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 116,000 - 166,000