Senior Design and Integration Engineer, Cloud TPU

Google Inc.

Sunnyvale (CA)

On-site

USD 163,000 - 237,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

15% bonus target
Equity
Comprehensive benefits package

Job summary

Google Inc. in Sunnyvale, CA is seeking a Senior Design and Integration Engineer for Cloud TPU. In this role, you will shape the future of AI/ML hardware by driving the design and optimization of Tensor Processing Units (TPUs). Responsibilities include defining microarchitecture, collaborating with various teams, and leading power optimization initiatives.

The ideal candidate should have a Bachelor's degree in a related field and 8 years of RTL design experience. Compensation ranges from $163,000 to $237,000 annually, accompanied by a bonus and equity.

Qualifications

  • 8 years of experience in RTL design.
  • Cross-functional experience with DV and PD teams.
  • Experience optimizing for performance, power, and area.

Responsibilities

  • Define and document the microarchitecture for digital designs within the TPU.
  • Drive critical power optimization and automation initiatives.
  • Support post-silicon validation and hardware debugging.

Skills

RTL design
Digital design
Microarchitecture design
Power optimization

Education

Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

Tools

PowerArtist
PTPX
Python
Perl

Job description

Senior Design and Integration Engineer, Cloud TPU

Sunnyvale, CA, USA. Level: Mid.

Job Summary

Shape the future of AI/ML hardware acceleration by driving the design, optimization, and integration of next‑generation Tensor Processing Units (TPUs). Work closely with Verification, Physical Design, Validation, and Firmware teams to deliver cutting‑edge hardware for Google’s AI workloads.

Responsibilities
  • Define and document the microarchitecture for digital designs within the TPU.
  • Partner with Verification to develop test plans and debug RTL, and collaborate with Physical Design to meet timing, area, power, and manufacturability goals.
  • Drive critical power optimization and automation initiatives across all on‑chip‑network components and subsystems.
  • Support post‑silicon validation and hardware debugging to ensure successful deployment.
  • Lead the development and enhancement of internal design tools, flows, and engineering methodologies.
Required Qualifications
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field, or equivalent practical experience.
  • 8 years of experience in RTL design.
  • Experience with digital and microarchitecture design.
  • Cross‑functional experience with DV and PD teams.
  • Experience optimizing for performance, power, and area.
Preferred Qualifications
  • Master’s degree or PhD with emphasis on computer architecture.
  • 10 years of RTL design experience.
  • 4 years of experience in power optimization and use of tools such as PowerArtist and PTPX.
  • Experience with linting, CDC, RDC, LEC, and scripting languages (Python or Perl).
  • Experience optimizing RTL solutions, design methodologies, and automating front‑end engineering flows.
  • Experience in design automation, RTL architecture, and ASIC synthesis flows.
Compensation

US: $163,000 - $237,000 (USD) + 15% bonus target + equity + benefits.

Benefits

Learn more about benefits at Google.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

TPU Hardware Design Engineer, Cloud
TPU Hardware Design Engineer, Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Equity
TPU SoC Design Engineer, Google Cloud
TPU SoC Design Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 116,000 - 166,000
TPU SoC Design Engineer, Google Cloud
TPU SoC Design Engineer, Google Cloud

Google • United States

On-site
USD 116,000 - 166,000
Bonus target
Equity
Benefits
TPU SoC Design Engineer, Cloud
TPU SoC Design Engineer, Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
TPU Co-Design Engineer, Google Cloud
TPU Co-Design Engineer, Google Cloud

Google • United States

On-site
USD 240,000 - 334,000
Senior RTL Design Engineer, TPU
Senior RTL Design Engineer, TPU

Google • Sunnyvale (CA)

On-site
USD 163,000 - 237,000
15% bonus target
equity
comprehensive benefits
Senior Staff Performance Codesign Engineer, TPU
Senior Staff Performance Codesign Engineer, TPU

Google • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
Senior Design and Integration Engineer, Cloud TPU
Senior Design and Integration Engineer, Cloud TPU

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Performance Co-Design Engineer, Google Cloud TPU
Performance Co-Design Engineer, Google Cloud TPU

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior CAD Engineer, RTL Design, Silicon, Google Cloud
Senior CAD Engineer, RTL Design, Silicon, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 237,000
15% bonus target
Equity options
Comprehensive benefits package