STA Engineer - Low-Power SoC Timing Convergence

Oho Group

Austin (TX)

On-site

USD 120,000 - 180,000

Full time

3 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Oho Group is seeking a Static Timing Analysis Engineer to join our hardware engineering team in the United States. You will lead timing convergence and methodology for our next-generation, ultra-low-power processor, collaborating across RTL, DFT, IP, physical design, and post-silicon teams.

As part of a newly formed organization, you will help shape products from initial design through tape-out and volume production, developing STA flows and driving signoffs for multiple blocks.

Qualifications

  • MS in Electrical Engineering with 5+ years of industry experience, or PhD with 3+ years.
  • Experience with 12nm or below tapeouts and STA signoffs.
  • Strong proficiency with Cadence, Synopsys, or Mentor EDA tools.
  • Hands-on high-frequency, low-power timing convergence.
  • Deep knowledge of STA concepts, timing margins, corners, voltage definitions.

Responsibilities

  • Develop STA flows and methodology for advanced FinFETs.
  • Own timing convergence for IP, subsystem, and SoC blocks.
  • Define timing corners, margins, extraction methodology, and signoff correlation.
  • Develop slew, glitch/noise, and custom timing checks.
  • Define and drive SDC constraints with RTL, DFT, and IP teams.

Skills

Cadence/PrimeTime
TCL scripting
Python scripting
Shell scripting
Low-power timing convergence
Timing margins
Signoff/tapeouts

Education

M.S. in Electrical Engineering
Ph.D. in Electrical Engineering

Tools

Cadence Tempus
Synopsys PrimeTime
Mentor EDA tools

Job description

Oho Group is seeking a Static Timing Analysis Engineer to join our hardware engineering team in the United States. You will lead timing convergence and methodology for our next-generation, ultra-low-power processor, collaborating across RTL, DFT, IP, physical design, and post-silicon teams.

As part of a newly formed organization, you will help shape products from initial design through tape-out and volume production, developing STA flows and driving signoffs for multiple blocks.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead STA Engineer: Ultra-Low-Power SoC Timing
Lead STA Engineer: Ultra-Low-Power SoC Timing

Oho Group • San Francisco (CA)

On-site
USD 180,000 - 230,000
Lead STA Engineer for Ultra-Low-Power SoC
Lead STA Engineer for Ultra-Low-Power SoC

Oho Group • Austin (TX)

On-site
USD 140,000 - 210,000
Physical Design Engineer - STA
Physical Design Engineer - STA

Oho Group • San Francisco (CA)

On-site
USD 180,000 - 230,000
Physical Design Engineer - STA
Physical Design Engineer - STA

Oho Group • Austin (TX)

On-site
USD 120,000 - 180,000
Senior STA Engineer: SoC Timing, Clocking & Power
Senior STA Engineer: SoC Timing, Clocking & Power

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 164,000 - 269,000
Hybrid work model
Health benefits
Stock bonuses
+2
Lead Physical Design Engineer - STA
Lead Physical Design Engineer - STA

Oho Group • Austin (TX)

On-site
USD 140,000 - 210,000
Senior Timing Lead Engineer – Ultra-Low-Power SoC
Senior Timing Lead Engineer – Ultra-Low-Power SoC

Efficient Computer • San Jose (CA)

On-site
USD 200,000 - 250,000
401K match
Company-paid benefits
Equity program
+2
Senior SoC STA Engineer: Timing, Clocking & Optimization
Senior SoC STA Engineer: Timing, Clocking & Optimization

Intel • Santa Clara (CA)

Hybrid
USD 164,000 - 269,000
Senior STA Engineer - Hybrid: SoC Timing & Power
Senior STA Engineer - Hybrid: SoC Timing & Power

Intel Corporation • Chandler (AZ)

Hybrid
USD 164,000 - 269,000
SoC Timing & Signoff Engineer - Full-Chip STA Expert
SoC Timing & Signoff Engineer - Full-Chip STA Expert

Google • Jasper (AL)

On-site
USD 138,000 - 197,000