Sr. Staff ASIC Design Engineer

AMD

San Jose (CA)

Hybrid

USD 140,000 - 190,000

Full time

5 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Benefits at a glance

Job summary

AMD is seeking an ASIC Design Engineer to join its San Jose team. You will work within the front-end design/integration group to deliver high-quality silicon and achieve first-pass silicon success.

Collaborate with Architecture, IP Design, Physical Design, and Product Engineering to drive RTL to GDS efforts and optimize DFT, ATPG, and test coverage. Hybrid work in San Jose, CA is offered and the role emphasizes strong communication and detail orientation.

Qualifications

  • Bachelor's or master's degree in computer engineering, Electrical Engineering, or a related field.
  • Experience RTL to GDS and Verilog/SystemVerilog.
  • Strong communication and problem-solving skills.

Responsibilities

  • Implementation and verification of DFT architecture and features.
  • Scan insertion and ATPG pattern generation.
  • Verification of ATPG patterns using gate-level simulation.
  • Test coverage and test cost reduction analysis.
  • Post-silicon support to ensure successful bring-up and accelerate yield learning.

Skills

RTL to GDS
Verilog/SystemVerilog
HBM
D2D
Serdes
PCIe
VLSI design
Design Automation
IC design
Physical Design
Floor planning
Synthesis
Place & Route
EDA Tools
UVM/OVM
Verilog testbenches
BFMs
Simulation tools
Scripting
Python

Education

Bachelor's or Master's in Computer/Electrical Engineering

Tools

Synopsys DC Compiler
Primetime
VCS
Cadence Virtuoso

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

The Role

Join our team developing next-generation graphics and compute technologies at AMD as an ASIC Design Engineer. As part of the front-end design/integration team, you will work closely with the Architecture, IP Design, Physical Design, and Product Engineering teams to deliver high-quality silicon and achieve first-pass silicon success.

The Person

The successful candidate will work closely with senior silicon design engineers. The ideal candidate will be highly detail-oriented and possess strong communication and problem-solving skills.

Key Responsibilities
  • Implementation and verification of DFT architecture and features
  • Scan insertion and ATPG pattern generation
  • Verification of ATPG patterns using gate-level simulation
  • Test coverage and test cost reduction analysis
  • Post-silicon support to ensure successful bring-up and accelerate yield learning
Preferred Experience
  • Strong understanding of different design stages from RTL to GDS implementation
  • Proficient in RTL design implementation of Digital/Analog blocks using Verilog/System Verilog. Experience with HBM, D2D, Serdes, PCIe like protocols.
  • Knowledge in VLSI design, Design Automation, and IC design.
  • Knowledge of Physical Design (floor planning, synthesis, place & route) and Static Timing Analysis.
  • Basic knowledge of EDA Tools (like Synopsys DC Compiler, Primetime, VCS, Cadence Virtuoso).
  • Experience with UVM/OVM and/or Verilog, System Verilog test benches, BFMs and usage of simulation tools/debug environments is preferred.
  • Basic understanding of FPGA architecture and customer usage model is a plus.
  • Proficiency in Perl, Tcl, Shell, Python and/or other scripting language.
  • Excellent written and verbal communication skills in English.
  • Self-motivated team worker with ability to work in a fast-paced work environment.
Academic Credentials
  • Bachelor's or master's degree in computer engineering, Electrical Engineering, or a related field
LOCATION:

San Jose, CA (Hybrid)

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Staff ASIC Design Engineer
Sr. Staff ASIC Design Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 120,000 - 180,000
Sr. Staff ASIC Design Engineer
Sr. Staff ASIC Design Engineer

Socket.dev • San Jose (CA)

Hybrid
USD 120,000 - 160,000
AMD benefits at a glance
Sr. Staff Silicon Development Engineer
Sr. Staff Silicon Development Engineer

Socket.dev • San Jose (CA)

Hybrid
USD 120,000 - 180,000
Sr. Staff Silicon Development Engineer
Sr. Staff Silicon Development Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 110,000 - 150,000
Sr. Staff Design Verification Engineer
Sr. Staff Design Verification Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 200,000
Sr. Staff Design Verification Engineer
Sr. Staff Design Verification Engineer

Socket.dev • San Jose (CA)

Hybrid
USD 140,000 - 190,000
Benefits at a glance
Silicon Design Engineer
Silicon Design Engineer

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
ASIC Design Engineer - Networking/ DPU/ AI Systems
ASIC Design Engineer - Networking/ DPU/ AI Systems

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Benefits at a glance
Sr Solutions Engineer-FPGA/PCIe
Sr Solutions Engineer-FPGA/PCIe

Advanced Micro Devices • San Jose (CA)

On-site
USD 150,000 - 230,000
Senior Hardware Design Engineer
Senior Hardware Design Engineer

Advanced Micro Devices • Secaucus (NJ)

On-site
USD 110,000 - 160,000