Staff Silicon Design Engineer

Advanced Micro Devices, Inc.

Boxborough (MA)

On-site

USD 140,000 - 190,000

Full time

3 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Benefits at a glance

Job summary

Advanced Micro Devices, Inc. seeks a Senior Member of the Technical Staff to lead the pre-silicon IP design team. You will guide design engineers, collaborate with architecture and verification teams, and ensure on-time delivery of IP subsystems for SOC integration.

You will manage technical challenges, drive first-pass silicon success, and work with SOC teams on connectivity, DFT, and post-silicon bring-up in a fast-paced, global environment.

Qualifications

  • Significant full-time experience in IP hardware design.
  • Experience in subsystem development with embedded processors and data fabric architectures.
  • Prior technical leadership experience.
  • Prior team leadership experience (small/mid-sized team).
  • Experience with 3rd party IP integration.
  • Proficiency in Verilog/SystemVerilog RTL for high-speed, multi-clock designs.
  • Power saving techniques including clock gating and UPF-based power gating.
  • Detailed understanding of ASIC design flows.
  • Verilog simulation and lint tools.
  • CDC/RDC concepts and tools.
  • Strong problem-solving and analytical skills.
  • Excellent written and verbal communication skills.
  • Ability to collaborate across geographies and multi-level teams.
  • Highly organized with the ability to manage multiple work streams.

Responsibilities

  • Provide guidance on technical issues faced by the design team.
  • Plan team deliverables throughout the program.
  • Design IP subsystems with integration of AMD and other 3rd party IP (ARM, DSPs, NOCs).
  • Contribute to specifications and quality checks (lint, CDC, power rules) of power-gated digital designs.
  • Collaborate with IP team on verification, implementation (synthesis, constraints, timing analysis) and SOC delivery.
  • Partner with SOC teams to support IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up.

Skills

IP hardware design
Embedded processors
Verilog / SystemVerilog RTL
DFT / pre-silicon validation
Team leadership
3rd party IP integration
Power gating / UPF
ASIC design flows
Synthesis / timing analysis
Communication skills

Education

Bachelors or Masters in Computer Engineering / Electrical Engineering

Tools

Verilog simulation tools

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger— technologythat moves the world forward.Join us and, together, we’ll advance your career.

THE ROLE

AMD's strategic focus is on developing one-of-a-kind solutions through its Strategic Silicon Solutions (S3) based on the extensive set of intellectual property (IP) amassed across AMD processors, graphics and multimedia. Providing to customers a level of flexibility and differentiation that goes beyond standard AMD products, our business unit takes AMD to a new level of customer-centric design by integrating these building blocks with customer-specific IP to create tailor-made solutions using a flexible System-on-a-Chip (SoC) design methodology.

THE PERSON

As a Senior Member of the Technical Staff for the pre-silicon IP design team, you will work closely with the architecture, IP design verification, SOC design/verification, DFT, physical design and product engineers to achieve first pass silicon success. As an IP Design lead, you will guide a team of design engineers through technical challenges, ensure the team delivers to its commitments, and enables the program to be successful.

KEY RESPONSIBLITIES:
  • Provide guidance on technical issues faced by the design team
  • Planning team deliverables throughout the program
  • Design of IP subsystems with integration of AMD and other 3rd party IP (ARM, DSPs, NOCs )
  • Contribute to the specification and quality checks (lint, CDC, and power rule checks) of power-gated digital designs
  • Work collaboratively with other members of the IP team to support design verification, implementation (synthesis, constraints, static timing analysis), and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
PREFERRED EXPERIENCE:
  • Significant full-time experience in IP hardware design
  • Experience in subsystem development with embedded processors and data fabric architectures
  • Prior technical leadership experience, subject matter expert
  • Prior team leadership experience (small/mid-sized team)
  • Experience with 3rd party IP integration
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Power saving techniques, including clock gating and UPF-based power gating
  • Detailed understanding of ASIC design flows
  • Verilog simulation and lint tools
  • CDC/RDC concepts and tools
  • Outstanding problem-solving and analytical skills
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Highly organized, able to prioritize and balance multiple work streams while working to meet and exceed goals
ACADEMIC CREDENTIALS:
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

This role is not eligible for visa sponsorship.

#LI-CB1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Silicon Design Engineer
Staff Silicon Design Engineer

AMD • Boxborough (MA)

On-site
USD 140,000 - 200,000
AMD benefits at a glance
Staff Silicon Design Engineer
Staff Silicon Design Engineer

Hardware FYI • Boxborough (MA), Northern (KY)

Hybrid
USD 140,000 - 230,000
Sr. Staff ASIC Design Engineer
Sr. Staff ASIC Design Engineer

AMD • San Jose (CA)

On-site
USD 140,000 - 190,000
Benefits at a glance
Sr. Staff ASIC Design Engineer
Sr. Staff ASIC Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 180,000
Silicon Design Infrastructure - IP Management Solution
Silicon Design Infrastructure - IP Management Solution

AMD • Austin (TX)

On-site
USD 140,000 - 210,000
Sr. System RTL Designer/Serdes Architect
Sr. System RTL Designer/Serdes Architect

AMD • San Jose (CA)

On-site
USD 150,000 - 230,000
AMD benefits at a glance
Principal Silicon Technology Engineer
Principal Silicon Technology Engineer

AMD • United States

Hybrid
USD 180,000 - 260,000
AMD benefits
Hardware Systems Design Engineer
Hardware Systems Design Engineer

AMD • Austin (TX)

On-site
USD 120,000 - 180,000
Sr. Staff ASIC Design Engineer
Sr. Staff ASIC Design Engineer

Advanced Micro Devices, Inc. • San Jose (CA)

Hybrid
USD 150,000 - 190,000
AMD Benefits at a glance
Principal Silicon Technology Engineer
Principal Silicon Technology Engineer

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000