Sr. Engineer, Layout Design

SiTime; Santa Clara (CA); On-site; USD 125,000 - 172,000; Full time

Benefits offered by this job

Equity grants

401k plan

Health benefits

Job summary

SiTime is seeking a Senior Layout Design Engineer to lead top-chip and block-level analog layout for CMOS and BiCMOS circuits. You will coordinate work with offshore teams, mentor junior layout engineers, and help establish standard methodologies to ensure high-quality layouts across sites.

The role requires extensive experience with advanced process technologies and Cadence tools, with a focus on achieving tight layout quality and successful tape-out.

Qualifications

• BA/BS degree in Layout Design or related field.
• 15+ years of experience in analog and full-custom digital layout.
• Experience with TSMC 180nm, 65nm, 22nm process technologies.
• Proficiency with Cadence Virtuoso and DRC/LVS/ERC debugging tools.

Responsibilities

• Collaborate remotely with local and global design and layout teams across multiple centers and time zones.
• Lead and perform custom analog layout design at chip and block levels for CMOS and BiCMOS circuits.
• Execute schematic-driven layout design while adhering to design constraints.
• Create area-efficient functional block layouts that meet circuit design requirements.
• Develop top-chip and block-level floor plans, power distribution networks, shielding structures, and device-matching layouts.
• Verify layouts and ensure successful DRC, LVS, and ERC signoff.
• Own chip-level routing and other layout-related activities.
• Own chip-chip integration, verification, and tape-out activities.
• Provide support for additional projects as required by management.
• Train and mentor junior layout engineers and offshore contractors.
• Contribute to development of best practices and workflows across sites.
• Help establish and improve processes to achieve high layout quality.

Skills

Layout design

Analog layout

Cadence Virtuoso

DRC/LVS/ERC debugging

Chip floorplanning

Education

BA/BS in Layout Design or related field

Tools

Cadence Virtuoso

Cadence PVS

Mentor Calibre

Job description

About SiTime

SiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT. Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Job Summary

The Senior Layout Design Engineer will lead top-chip, block-level and perform custom Analog Layout Design for CMOS and BiCMOS circuits. This role includes reviewing and coordinating work performed by offshore layout designers, training junior layout engineers and offshore contractors, contributing to the development of standard layout methodologies across sites, and helping establish processes and procedures that ensure high-quality layout design.

Responsibilities

• Collaborate remotely with local and global design and layout teams across multiple design centers and time zones
• Lead and perform custom analog layout design at the chip and functional block, block, sub-block, leaf cell, and standard cell levels for CMOS and BiCMOS circuits
• Execute schematic-driven layout design while adhering to design constraints
• Create area-efficient functional block layouts that meet circuit design requirements
• Develop top-chip and block-level floor plans, power distribution networks, shielding structures, and device-matching layouts
• Verify layouts and ensure successful DRC, LVS, and ERC signoff
• Perform chip-level routing and other layout-related activities
• Own chip-chip integration, verification, and tape-out activities
• Provide support for additional projects as required by management
• Train and mentor junior layout engineers and offshore layout contractors
• Contribute to the development of common best practices and workflows across all sites
• Help establish and improve processes and procedures to achieve high layout quality

Qualifications & Requirements

• BA/BS degree in Layout Design or a related field, or equivalent experience
• 15+ years of experience in layout design for analog and full-custom digital blocks
• Experience with TSMC 180nm, 65nm, 22nm process technologies
• Proficiency with layout editing tools in the Cadence Virtuoso design environment
• Solid working knowledge of DRC, LVS, and ERC debugging using Cadence PVS or Mentor Calibre
• Understanding of layout concepts, including parasitics, matching, crosstalk, layout-dependent effects, latch-up, IR drop, electromigration (EM), and deep N-well and NTN isolation
• Strong ability to solve device matching, electromigration, signal integrity, and power distribution challenges while meeting area constraints
• Experience with chip-level floorplanning and analog block integration
• Experience with chip-level integration, verification, and tape-out
• Ability to use productivity-enhancing tools and design scripts to automate and improve workflow efficiency
• Must be able to lift, push, and pull up to 5 lbs

Desired Characteristics & Attributes

• Strong attention to detail; organized, accurate, and able to develop efficient layout techniques
• Proven track record of delivering work on time
• Self-motivated team player with strong communication skills
• Ability to work effectively in a fast-paced, collaborative team environment

Compensation Range

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

• The annual base salary range for this role is $124,920.00 - $171,770.00. The final offer is determined by factors such as location, experience, education and training.
• In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals - reflecting our commitment to recognizing meaningful impact.
• We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.
• 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.
• SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law.
• SiTime participates in the E-Verify program.

Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

• Innovation on Top - Philosophies of Innovation with Rajesh Vashist
• Fabrication Knowledge - An Interview with Rajesh Vashist
• SiTime Corporation – YouTube