Principal Engineer, CAD

SiTime Corp.

Santa Clara (CA)

On-site

USD 148,000 - 204,000

Full time

10 days ago
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

401k plan
Health and wellness (medical/dental/ve

Job summary

SiTime Corp. in Santa Clara, CA seeks a Principal Engineer, CAD to lead CAD software support for Digital, Analog and Mixed-Signal designs using Cadence, Synopsys, Siemens, and Keysight tools.

You will own PDKs, tapeout flows, and tool flows, interfacing with vendors and engineers to ensure robust design cycles. The role requires 7+ years in CMOS CAD, strong scripting in Linux, and proven collaboration across global teams.

Qualifications

  • BA/BS in Electrical Engineering or Computer Science or related field.
  • Minimum 7 years of analog and digital CMOS CAD support experience.
  • Experience with Cadence Virtuoso, Spectre and layout tools.
  • Experience with Siemens Analog Fast-Spice, Questa, Parasitic CALIBRE PVS, XRC.
  • Experience with Synopsys Design Compiler, VCS, SpyGlass and others.
  • Programming languages: DFII SKILL, PERL, MATLAB, Tcl/Tk, C/C++, Python.
  • Proficient in Linux OS and scripting.

Responsibilities

  • Provide full lifecycle support for custom CAD flows across Cadence, Synopsys, Siemens and Keysight platforms.
  • Own PDK installation, validation, customization, maintenance and release management.
  • Support end-to-end tapeout flows, coordinating submissions to foundries and ensuring schedules.
  • Support Schematic Capture, Analog mixed-signal Simulation, Layout and verification workflows.
  • Develop and maintain CAD utilities, automation scripts and regression flows.
  • Interface with EDA vendors and test new software releases prior to deployment.

Skills

Excellent communication
Team collaboration
Problem solving

Education

BA/BS in Electrical Engineering or Computer Science

Tools

Cadence Virtuoso
Spectre
Spectre-RF
Innovus
Design Compiler
VCS
Questa
Tempus
Questa/Parasitic CALIBRE PVS
Python
C/C++
Linux scripting

Job description

If you are unable to complete this application due to a disability, contact this employer to ask for an accommodation or an alternative application process.

Principal Engineer, CAD

Full-time Regular Professional Santa Clara, CA, US

30+ days ago Requisition ID: 1643

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit www.sitime.com .

Job Summary

The Principal Engineer, CAD will provide CAD Software support for Digital, Analog and Mixed-Signal designs, using Cadence, Synopsys, Siemens, Keysight & 3 rd party vendor tools. Responsibilities include user support for Behavioral, RTL and Analog Designs, Schematics, Analog Mixed-Signal Simulations, IC Physical Design layout, CAD tool customizations, Linux Support, implementation and testing of new software tools and deploy new CAD Tool flows. The Principal CAD Engineer will also interface with EDA Tool Vendors and have responsibilities for implementation and performance testing of new software releases, prior to deploying to IC Designers across multiple engineering sites.

Responsibilities:

  • Provide full lifecycle support for custom CAD flows, including tool development, installation, configuration, maintenance and upgrades across Cadence, Synopsys, Siemens and Keysight platforms
  • Own PDK installation, validation, customization, maintenance and release management, ensuring alignment with foundry and keeping up to date versions always ready
  • Support and maintain end-to-end tapeout flows, including coordinating and executing tapeout submissions to foundries, ensuring compliance with foundry requirements, schedules and quality standards
  • Support Schematic Capture, Analog and Mixed-signal Simulation, Layout and Layout Verification software and workflows using established revision-controlled processes
  • Support and maintain digital simulation, verification environments, digital place-and-route tools
  • Develop and maintain CAD utilities, automation scripts and regression flows to improve design efficiency and consistency
  • Perform Functional Evaluation, Performance Benchmarking and Deployment of New Tools
  • Provide CAD Software & Linux User Support for CMOS Design Engineers & IC Layout Designers
  • Prepare and maintain clear user documentation, best practices and training material for design teams across sites
  • Responsible for diagnosis, resolution, regression of reported problems in a timely manner
  • Interfacing directly with EDA Vendors’ Application and support teams to resolve and influence product improvements
  • Support additional CAD-related initiatives and projects as assigned

Qualifications & Requirements:

  • BA/BS Degree in Electrical Engineering, Computer Science or related field
  • Minimum 7 years of experience with analog and digital new product development CMOS IC CAD support using EDA tools
  • Must have experience supporting:
    • 1. Cadence Virtuoso Schematic Editor and Layout Suite, Spectre, Spectre-RF, Multi-Mode Simulator, Physical Layout tools, Assura, PVS, Pegasus, Innovus, Tempus
    • 2. Siemens Analog Fast-Spice, Questa, Parasitic CALIBRE PVS, XRC
    • 3. Synopsys Design Compiler, VCS, SpyGlass and other tools
    • Programming languages: DFII SKILL, PERL, MATLAB, Tcl/Tk, C / C++, Python
    • Proficient at Linux OS, utilities, and scripting

Desired Characteristics & Attributes:

  • Excellent written and verbal communication skills required
  • Ability to work well with others in a fast-paced collaborative team environment
  • Strong problem-solving skills, attention to detail and a proactive approach to continuous improvement.

Compensation Range:

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

T he annual base salary range for this role is $148,320.00 – $203,940.00 . The final offer is determined by factors such as location, experience, education, and training.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

Benefits offered: 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.

SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Engineer, CAD
Principal Engineer, CAD

Sitime-Corporation • Tempe (AZ)

On-site
USD 161,000 - 230,000
401k plan
Health and wellness
Equity grants
+1
Principal Engineer, CAD
Principal Engineer, CAD

ADP, Inc. • Tempe (AZ)

On-site
USD 161,000 - 230,000
401k plan
Health and wellness program
Parental leave
+2
Principal Engineer, Product Validation
Principal Engineer, Product Validation

SiTime Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 148,000 - 204,000
401k plan
Health, dental, vision insurance
Parental leave
+2
Sr. Engineer, Layout Design
Sr. Engineer, Layout Design

Sitime-Corporation • United States

On-site
USD 140,000 - 190,000
Quarterly bonus
Equity grants
Sr. Principal Product Engineer, Silicon Signoff Verification (SSV) / Digital Implementation & Signoff Solutions
Sr. Principal Product Engineer, Silicon Signoff Verification (SSV) / Digital Implementation & Signoff Solutions

Cadence Design Systems • Austin (TX)

On-site
USD 180,000 - 240,000
Associate Electronics Engineer
Associate Electronics Engineer

SiTime Corporation • Santa Clara (CA)

On-site
USD 85,000 - 125,000
401k plan
Health and wellness benefits
Quarterly bonus
Sr. Staff Product Engineer
Sr. Staff Product Engineer

Sitime-Corporation • Tempe (AZ)

On-site
USD 135,000 - 165,000
401k plan
Health and wellness benefits
Parental leave
+1
Sr. Staff Product Engineer
Sr. Staff Product Engineer

ADP, Inc. • Tempe (AZ)

On-site
USD 135,000 - 165,000
401k plan
Health, dental, vision, life insurance
Parental leave
+3
Principal Engineer, Product Validation
Principal Engineer, Product Validation

SiTime • Santa Clara (CA)

On-site
USD 164,000 - 227,000
401k plan
Health and wellness benefits
Equity grants
Principal CAD Engineer – Mixed-Signal & Tapeout
Principal CAD Engineer – Mixed-Signal & Tapeout

SiTime Corp. • Santa Clara (CA)

On-site
USD 148,000 - 204,000
401k plan
Health and wellness (medical/dental/ve