Sr. Engineer, Package Design

SiTime

Santa Clara (CA)

On-site

USD 139,000 - 191,000

Full time

14 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

401k plan
Health and wellness
Equity grants
Quarterly bonus

Job summary

SiTime is seeking a Senior Semiconductor Package Engineer to specify, design, develop, and qualify custom packaging solutions for MEMS-based timing products, including QFN, WLCSP, ceramic, and multi-chip modules.

You will lead package design, coordinate with OSATs, and oversee DoEs and prototyping to ensure performance, reliability, and quality targets are met in fast-paced environments.

Qualifications

  • MS or PhD in Mechanical Engineering, Materials Science, or related field.
  • 5+ years experience in semiconductor IC packaging.
  • Experience managing overseas OSATs to bring products into production.

Responsibilities

  • Develop new packaging technology for SiTime’s MEMS-based timing solutions.
  • Lead activities for package design, development, and release-to-production.
  • Develop, manage, and analyze DoEs running locally and overseas.
  • Manage development activities at OSATs.
  • Work with OSATs to prototype and test new custom package designs.
  • Ensure new technologies achieve required performance, reliability, and quality requirements.
  • Lead troubleshooting activities related to package design or performance.

Skills

Semiconductor packaging
OSAT management
Package design
Flip-chip & bumping
CAD (AutoCAD)
Thermal-mechanical modeling

Education

MS/PhD in Mechanical Engineering or Materials Science

Tools

AutoCAD

Job description

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com .

Job Summary

The Senior Semiconductor Package Engineer is responsible for the specification, design, development, and qualification of unique custom packaging technology for SiTime’s revolutionary MEMS-based timing products. Packaging technologies include QFN, WLCSP, ceramic, substrate-based, and multi-chip/package modules, all of which incorporate custom-designed MEMS and CMOS components.

Responsibilities
  • Develop new packaging technology for SiTime’s MEMS-based timing solutions
  • Lead activities for package design, development, and release-to-production
  • Develop, manage, and analyze DoEs running locally and overseas
  • Manage development activities at OSATs
  • Work with OSATs to prototype and test new custom package designs
  • Ensure new technologies achieve required performance, reliability, and quality requirements
  • Lead troubleshooting activities related to package design or performance
Qualifications & Requirements
  • M.S or PhD. Degree in Mechanical Engineering, Material Science, or other relevant field
  • 5+ years’ experience in semiconductor IC packaging technology and methodology
  • Experience managing overseas OSATs to bring products into production
  • Knowledge of leadframe-based, flip-chip, and substrate-based packages
  • Experience with flip-chip and bumping technologies
  • Understanding of thermal, stress, and electrical considerations in package design
  • Hands-on experience with CAD software (AutoCAD preferred but not required)
  • The desire to work in a fast-paced, challenging, and risk-taking environment
Desired Characteristics & Attributes
  • Understanding of thermal, mechanical, and electrical modeling for semiconductor packages
  • Understanding of material characterization techniques (DMA, TMA, TGA, etc.)
Compensation Range

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

The annual base salary range for this role is $ 138,800.00 - $190,850.00 . The final offer is determined by factors such as location, experience, education, and training.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

Benefits offered

401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.

SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime:
  • Innovation on Top – Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge – An Interview with Rajesh Vashist
  • SiTime Corporation – YouTube
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Director, Package Development Engineering
Sr. Director, Package Development Engineering

SiTime • Santa Clara (CA)

On-site
USD 239,000 - 342,000
Sr. Director, Package Development Engineering
Sr. Director, Package Development Engineering

SiTime Corp. • Santa Clara (CA), Northern (KY)

Hybrid
USD 239,000 - 342,000
401k plan
Health and wellness program
Parental leave
Principal Engineer, Product Validation
Principal Engineer, Product Validation

SiTime • Santa Clara (CA)

On-site
USD 164,000 - 227,000
401k plan
Health and wellness benefits
Equity grants
Sr. Staff Product Engineer
Sr. Staff Product Engineer

Sitime-Corporation • Tempe (AZ)

On-site
USD 135,000 - 165,000
401k plan
Health and wellness benefits
Parental leave
+1
Sr. Staff Product Engineer
Sr. Staff Product Engineer

ADP, Inc. • Tempe (AZ)

On-site
USD 135,000 - 165,000
401k plan
Health, dental, vision, life insurance
Parental leave
+3
MEMS Engineer II
MEMS Engineer II

SiTime • Ann Arbor (MI)

On-site
USD 94,000 - 129,000
401k plan
Health and wellness coverage
Equity grants
+1
Principal Engineer, Product Validation
Principal Engineer, Product Validation

SiTime Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 148,000 - 204,000
401k plan
Health, dental, vision insurance
Parental leave
+2
Sr. Customer Engineer
Sr. Customer Engineer

SiTime Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 139,000 - 191,000
401k plan
Health & wellness benefits
Equity grants
+1
Sr. Customer Marketing and Business Development Manager
Sr. Customer Marketing and Business Development Manager

SiTime • Santa Clara (CA)

On-site
USD 139,000 - 191,000
401k plan
Health and wellness benefits
Equity grants
Sr. Engineer, Test Engineering
Sr. Engineer, Test Engineering

SiTime • Santa Clara (CA)

On-site
USD 125,000 - 172,000
401k plan
Health and wellness (medical, dental,視
Parental leave
+1