Sr Design Verification Engineer

Intel Corporation; Santa Clara (CA); On-site; USD 161,000 - 228,000; Full time

Job summary

A leading technology company is looking for a Senior Design Verification Engineer to join their team in Santa Clara, California. You will be responsible for verifying complex designs, developing reusable verification plans, and collaborating with cross-functional teams to ensure compliance with specifications. Ideal candidates must have extensive experience in design verification processes and specific knowledge of System Verilog and UVM methodology.

Benefits

Competitive pay

Stock options

Bonuses

Health benefits

Retirement benefits

Vacation

Qualifications

• 12+ years of relevant experience in Design Verification at IP, SubSystem or SOC level.
• 5+ years experience in System Verilog and UVM methodology.

Responsibilities

• Perform functional logic verification of integrated SubSystems.
• Defines and develops scalable verification plans, test benches and environment.

Skills

System Verilog

UVM methodology

Education

Bachelor's degree in Electrical Engineering

Master's degree in Electrical Engineering

Job description

Sr Design Verification Engineer page is loaded

Sr Design Verification Engineer

Apply locations US, California, Santa Clara time type Full time posted on Posted 4 Days Ago job requisition id JR0275664

Job Details:

Job Description:

Come join us as a Design Verification Engineer and together let's grow and develop the next leading technology. If you are passionate about pushing the boundaries of technology, we want you on our team.

Key Responsibilities:

• Performs functional logic verification of an integrated SubSystem to ensure design will meet specifications.
• Defines and develops scalable and reusable block, subsystem verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications.
• Executes verification plans and defines and runs system simulation models to verify the design, analyze power and performance, and uncover bugs.
• Replicates, root causes, and debugs issues in the presilicon environment.
• Finds and implements corrective measures to resolve failing tests.
• Collaborates and communicates with SoC architects, microarchitects, full chip architects, RTL developers, postsilicon, and physical design teams to improve verification of complex architectural and microarchitectural features.
• Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.
• Incorporates and executes security activities within test plans, including regression and debug tests, to ensure security coverage.
• Maintains and improves existing functional verification infrastructure and methodology.
• Absorbs learning from postsilicon on the quality of validation done during presilicon development, updates test plan for missing coverages and proliferates to future products.
• Candidate should be self-driven and handle the block verification independently working with cross functional teams such as design/emulation/software teams.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Science Engineering with 12+ Years relevant experience in in Design Verification at IP, SubSystem or SOC level.
• OR Master's degree in Electrical Engineering, Computer Science Engineering with 10+ Years relevant experience in in Design Verification at IP, SubSystem or SOC level.
• Minimun 5+ years experience in System Verilog and UVM methodology

Preferred qualifications:

• Candidates with experience in Networking-IP (TCP-IP/ROCE/RDMA) will be added advantage

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, California, Santa Clara

Additional Locations:

Business group:

Xeon and Networking Engineering (XNE) focuses on the development and integration of XEON and Networking SOC's and critical IP's sustain Intels Xeon and 5G networking roadmap.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:

https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003

Annual Salary Range for jobs which could be performed in the US:

$161,230.00-$227,620.00

S alary range dependent on a number of factors including location and experience.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.