SoC Validation Engineer - ARM, PCIe & HBM Bring-Up

ITAM Services d.o.o.

Indiana (PA)

Hybrid

USD 120,000 - 180,000

Full time

9 days ago
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Semiconductor Company seeks a skilled SoC Functional Validation Engineer to validate next-generation ARM-based SoCs and bring-up interfaces such as LPDDR, PCIe, and HBM. You will develop bare-metal tests and debug on FPGA emulation before moving to silicon hardware, while shaping validation infrastructure and collaborating with cross-functional teams.

Ideal candidates will have embedded C expertise and hands-on experience with high-speed protocols and ARM CPUs, enabling efficient

Qualifications

  • Strong proficiency in Embedded C.
  • Experience with high-speed protocols such as PCIe Gen6, die-to-die links, LPDDR5, and HBM3.
  • Hands-on expertise with ARM high-end CPUs and ARM cache-coherent interconnect protocols.
  • Proven validation experience on pre-silicon and post-silicon platforms.

Responsibilities

  • Perform functional validation of a new SoC designed with high-end ARM processors.
  • Execute functional bring-up of SoC interfaces such as LPDDR, Ethernet, PCIe, HBM, CPUs, Low-Speed IOs (UART, I2C, I3C, SPI), and Coherent Mesh.
  • Develop bare-metal C tests and debug using FPGA HAPS / Zebu emulation platforms, followed by silicon-based target hardware.
  • Design and implement test infrastructure for validation activities.
  • Collaborate with stakeholders including Architects, RTL Verification, Electrical Testing & Characterization, and Production Firmware teams.

Skills

Embedded C
High-speed protocols
ARM CPUs
Pre-/Post-silicon validation
Test infrastructure design

Tools

FPGA HAPS
Zebu emulation

Job description

Semiconductor Company seeks a skilled SoC Functional Validation Engineer to validate next-generation ARM-based SoCs and bring-up interfaces such as LPDDR, PCIe, and HBM. You will develop bare-metal tests and debug on FPGA emulation before moving to silicon hardware, while shaping validation infrastructure and collaborating with cross-functional teams.

Ideal candidates will have embedded C expertise and hands-on experience with high-speed protocols and ARM CPUs, enabling efficient

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior System Engineer, Evaluation/Verification (m/f/d)
Senior System Engineer, Evaluation/Verification (m/f/d)

ITAM Services d.o.o. • Indiana (PA)

Hybrid
USD 120,000 - 180,000
Senior FPGA Validation Engineer, HW/SW Co-Design
Senior FPGA Validation Engineer, HW/SW Co-Design

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 230,000
SoC Validation Engineer: Build & Automate Pre-Silicon Tests
SoC Validation Engineer: Build & Automate Pre-Silicon Tests

TEKsystems • Rocklin (CA)

On-site
USD 90,000 - 138,000
Medical, dental & vision
401(k) Retirement Plan
Life Insurance
+2
End-to-End SoC Validation Engineer
End-to-End SoC Validation Engineer

HCLTech • Sunnyvale (CA)

On-site
USD 78,000 - 148,000
Medical insurance
Dental insurance
Vision insurance
+8
FPGA Validation Engineer – Embedded & RTL
FPGA Validation Engineer – Embedded & RTL

AMD • San Jose (CA)

On-site
USD 190,000 - 260,000
PCIe Silicon Validation & Debug Engineer — Bring-Up
PCIe Silicon Validation & Debug Engineer — Bring-Up

HCLTech • Sunnyvale (CA)

On-site
USD 78,000 - 148,000
Senior PCIe/SoC Design Engineer
Senior PCIe/SoC Design Engineer

Arm • Austin (TX)

Hybrid
USD 162,000 - 219,000
SoC Design & Validation Engineer — Debug, FPGA & Emulation
SoC Design & Validation Engineer — Debug, FPGA & Emulation

Qualcomm • San Diego (CA)

On-site
USD 120,000 - 170,000
Senior SoC Verification Engineer – Hybrid/PCIe Focus
Senior SoC Verification Engineer – Hybrid/PCIe Focus

Arm • Raleigh (NC)

Hybrid
USD 198,000 - 268,000
Accommodations during recruitment
Hybrid work model
Equal opportunities employer
SoC Design, Validation & Debug Engineer (FPGA/Emulation)
SoC Design, Validation & Debug Engineer (FPGA/Emulation)

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000