FPGA Validation Engineer – Embedded & RTL

AMD

San Jose (CA)

On-site

USD 190,000 - 260,000

Full time

7 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

AMD seeks an experienced FPGA design engineer to build and validate hardware/software co-design solutions for FPGA-based systems spanning PCIe, DDR, USB, HDMI, and more. You will design and verify high-performance IPs and develop embedded software for on-chip cores, while collaborating across sites and time zones to deliver robust bring-up and validation.

You will work with NoC, memory, and subsystems using Vivado/Vitis in a pre- and post-silicon context, with strong emphasis on timing, debug,

Qualifications

  • Bachelors or Masters in computer engineering or electrical engineering.
  • 8+ years of hands-on FPGA designs with AMD/Xilinx experience.
  • Strong SystemVerilog, Verilog or VHDL with Vivado proficiency.
  • Deep knowledge of clocking, CDC, multi-clock systems and timing constraints.
  • Experience in high-reliability, low-latency, real-time systems.
  • Experience with Linux-based embedded flows (Yocto) and BSPs.

Responsibilities

  • Take a technical role across architecture, design, and hardware validation of IPs.
  • Collaborate with architects, hardware and firmware teams to scope features.
  • RTL development: design, verify, and validate high-performance logic (SystemVerilog/Verilog).
  • Embedded system development: firmware for ARM/RISC-V cores and Yocto-based images.
  • System-level integration using Vivado/Vitis to bring up NoC, memory, and subsystems.
  • Pre-Si verification and emulation to confirm functional correctness and performance.
  • Board bring-up and validation from power-on to a stable platform with bench scripts.
  • Post-Si validation: debug interactions between software, IPs, and FPGA fabric.

Skills

FPGA design
SystemVerilog
Verilog
Embedded Linux
ARM/RISC-V
C/C++
Hardware debugging
High-speed interfaces
Vivado
NoC/SoC integration

Education

Bachelor's or Master's in Computer/ Electrical Engineering

Tools

Vivado
Vitis
Yocto
Linux
Python
Git

Job description

AMD seeks an experienced FPGA design engineer to build and validate hardware/software co-design solutions for FPGA-based systems spanning PCIe, DDR, USB, HDMI, and more. You will design and verify high-performance IPs and develop embedded software for on-chip cores, while collaborating across sites and time zones to deliver robust bring-up and validation.

You will work with NoC, memory, and subsystems using Vivado/Vitis in a pre- and post-silicon context, with strong emphasis on timing, debug,

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA Validation Engineer, HW/SW Co-Design
Senior FPGA Validation Engineer, HW/SW Co-Design

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 230,000
Hybrid RTL Design & FPGA Integration Engineer
Hybrid RTL Design & FPGA Integration Engineer

Socket.dev • San Jose (CA)

Hybrid
USD 120,000 - 180,000
FPGA Silicon Verification Engineer
FPGA Silicon Verification Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 190,000
RTL Design & FPGA Integration Engineer – Hybrid
RTL Design & FPGA Integration Engineer – Hybrid

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 130,000 - 170,000
Solution Validation Engineer-FPGA/SoC
Solution Validation Engineer-FPGA/SoC

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 230,000
Senior Verification Strategy Engineer, FPGA/SoC
Senior Verification Strategy Engineer, FPGA/SoC

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Solution Validation Engineer-FPGA/SoC
Solution Validation Engineer-FPGA/SoC

AMD • San Jose (CA)

On-site
USD 190,000 - 260,000
AI-Driven RTL Design & FPGA Integration Engineer
AI-Driven RTL Design & FPGA Integration Engineer

AMD • San Jose (CA)

On-site
USD 120,000 - 190,000
FPGA Verification Engineer
FPGA Verification Engineer

Compunnel, Inc. • Santa Clara (CA)

On-site
USD 100,000 - 130,000
FPGA Engineer
FPGA Engineer

Construction Job Board USA • San Jose (CA)

On-site
USD 120,000 - 180,000