SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology

Richardson (TX)

On-site

USD 177,000 - 334,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision plans
Paid family leave
Robust paid time-off program

Job summary

Micron Technology, Inc in Richardson, Texas is seeking a Senior SoC Architecture and Design Engineer. You will contribute to the architecture and design of next-generation HBM SoC logic die while ensuring high-performance solutions.

The role requires a deep expertise in SystemVerilog and SoC design principles, with at least 15 years of experience. Micron offers robust benefits including health plans, paid leave, and a competitive salary range of $177,000 to $334,000 annually.

Qualifications

  • Minimum of 15 years of experience in SoC design.
  • Experience with RTL-to-GDS flow including synthesis and timing analysis.
  • Proficiency in programming or scripting.

Responsibilities

  • Architect, design and implement RTL for SoC-level blocks.
  • Integrate internal and third-party IP.
  • Contribute to design documentation and reviews.

Skills

SystemVerilog/Verilog
SoC integration methodologies
EDA tools (Cadence, Synopsys, Siemens)
Programming (Python, TCL, Perl, shell scripting)

Education

Bachelor's or master's degree in electrical/computer engineering

Job description

SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)

As a SoC Architecture and Design Engineer you will be part of the Heterogeneous Integration Group (HIG), contributing to the architecture, design, development, and integration of next‑generation HBM SoC logic die. You will work closely with architecture, design, verification, physical design, firmware and product teams to implement robust, high‑performance SoC solutions that meet ambitious power, performance, area and schedule targets.

Key Responsibilities
  • Architect, design and implement RTL for SoC‑level blocks and subsystems used in HBM logic die.
  • Architect and design memory sub‑systems including memory IP selection and integration, bus and protocol selection, and power/performance/area optimization.
  • Integrate internal and third‑party IP (e.g., controllers, microcontrollers, NOC, RAS, MBIST, interfaces, adapters, buffers, PHY‑adjacent logic).
  • Translate architectural and micro‑architectural specifications into high‑quality RTL implementations.
  • Participate in SoC‑level integration activities, including clocking, reset, power intent and configuration infrastructure.
  • Assist with pre‑silicon validation and post‑silicon bring‑up, including root‑cause analysis of silicon issues.
  • Contribute to design documentation, block specifications and design reviews.
  • Collaborate multi‑functionally with Product Engineering, Test, Probe, Process Integration and Manufacturing to ensure robust and manufacturable builds.
Minimum Qualifications
  • Bachelor’s or master’s degree in electrical engineering, computer engineering or a related field, with a minimum of 15 years of experience.
  • Proficiency in SystemVerilog/Verilog and familiarity with SoC integration methodologies.
  • Experience with the RTL‑to‑GDS flow, including synthesis, static timing analysis and sign‑off considerations.
  • Familiarity with EDA tools from Cadence, Synopsys and/or Siemens.
  • Programming or scripting experience (e.g., Python, TCL, Perl or shell scripting).
Preferred Qualifications
  • Experience with HBM, DRAM or memory‑centric SoC designs.
  • Familiarity with high‑speed interfaces, clocking strategies, reset architectures and power management concepts.
  • Exposure to DFT concepts (scan, MBIST, BIRA/BISR) and debug.
  • Experience with hardware emulation or acceleration platforms (e.g., Palladium, Veloce, Zebu).
Job Profile(s)

Systems Design Engineering MTS – Systems Design Engineering SMTS

Relocation Level

TBD

Salary and Benefits

US base salary range: $177,000.00 – $334,000.00 a year. Additional compensation may include benefits, bonuses and equity. Micron offers a choice of medical, dental and vision plans, income protection, paid family leave, a robust paid time‑off program and paid holidays.

Equal Opportunity Employer

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state or local laws.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology • Folsom (CA)

On-site
USD 177,000 - 334,000
Bonuses and equity opportunities
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Architecture and Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology, Inc. • Richardson (TX)

On-site
USD 177,000 - 334,000
Medical plan
Dental plan
Vision plan
+2
Director, HBM RTL Design and Integration
Director, HBM RTL Design and Integration

Micron Technology, Inc • Richardson (TX)

On-site
USD 177,000 - 348,000
Medical, dental, and vision plans
Paid time-off and holidays
Paid family leave
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology • Folsom (CA)

On-site
USD 177,000 - 334,000
Medical insurance
Dental insurance
Paid time-off
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology • Richardson (TX)

On-site
USD 177,000 - 334,000
Medical benefits
Dental benefits
Vision benefits
+1
SoC Physical Design Senior Manager, HBM
SoC Physical Design Senior Manager, HBM

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 177,000 - 309,000
Medical, dental and vision plans
Robust paid time-off program
Paid holidays
+1
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

Micron Technology, Inc • Folsom (CA)

On-site
USD 121,000 - 205,000
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 121,000 - 205,000
Medical, dental, vision plans
Equity options
Paid time off
HBM SoC RTL Design Engineer
HBM SoC RTL Design Engineer

Micron Technology • Folsom (CA)

On-site
USD 121,000 - 247,000
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

Micron Technology • Richardson (TX)

On-site
USD 120,000 - 150,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program