HBM SoC Physical Design Engineer

Micron Technology

Richardson (TX)

On-site

USD 120,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental, and vision plans
Paid family leave
Robust paid time-off program

Job summary

Micron Technology, Inc in Richardson, Texas is looking for experienced Systems Design Engineers to lead SoC physical design implementations and drive timing closures. Candidates should have strong experience in complex design environments, proficiency with industry-standard EDA tools, and a proven track in mentoring junior engineers.

The role emphasizes hands-on implementation strategies, collaboration with diverse teams, and optimizing physical designs to meet metrics. Micron offers comprehensive benefits, including healthcare, paid family leave, and a robust paid time-off program.

Qualifications

  • Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes.
  • Proven ability to mentor and develop engineers early in their careers.
  • Minimum 10 years of experience in a related field.

Responsibilities

  • Own physical implementation for SoC blocks, including floor-planning and placement.
  • Drive timing closure across multi-mode/multi-corner scenarios.
  • Integrate complex IP with focus on robust physical integration.

Skills

SoC physical design implementation
Proficiency with industry EDA tools
Solid understanding of STA fundamentals
Experience with power intent and power delivery
Familiarity with physical verification/signoff concepts

Education

Bachelor’s or Master’s degree in Electrical Engineering or related field

Tools

Cadence Innovus
Synopsys ICC2
Siemens Calibre

Job description

Key Responsibilities
  • Own physical implementation for SoC blocks and/or top‑level, including floor‑planning, placement, CTS, routing, and physical optimization to meet PPA targets.
  • Drive timing closure (setup/hold) across multi‑mode/multi‑corner (MMMC) scenarios; partner with RTL, architecture, and STA/signoff to converge designs.
  • Integrate and implement complex IP (e.g., controllers, microcontrollers, NOC, interfaces, MBIST/DFT logic, buffers, PHY‑adjacent logic) with focus on robust physical integration and timing/power integrity.
  • Perform and/or coordinate physical signoff, including DRC/LVS, IR drop/EM, and timing signoff, addressing violations efficiently.
  • Partner with DFT teams to ensure scan/MBIST requirements are physically realizable and do not compromise PPA or schedule.
  • Work with packaging, assembly, test, probe, and manufacturing collaborators to ensure builds meet manufacturability and quality requirements.
  • Support tape‑out execution (checklists, ECO flows, signoff reviews) and contribute to post‑silicon debug by correlating silicon behavior with PD/STA/power analysis.
  • Identify flow gaps and improve productivity through scripting/automation and best‑practice methodology development.
Required Qualifications
  • Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes and complex designs.
  • Proficiency with industry EDA tools (e.g., Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre or equivalent).
  • Solid understanding of STA fundamentals, clocking, constraints (SDC), and common closure techniques (buffering, path shaping, useful skew, etc.).
  • Experience with power intent and power delivery considerations (e.g., UPF/CPF concepts, power grid planning, power gating implications).
  • Familiarity with physical verification/signoff concepts: DRC, LVS, ERC, parasitic extraction awareness, and signoff handoff quality.
Preferred Qualifications
  • Experience with HBM / DRAM adjacent SoC designs, or memory‑subsystem‑heavy SoCs.
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field.
  • Minimum 10 years of experience in a related field.
  • Proven ability to mentor and develop engineers early in their careers.
Job Profile(s)

Systems Design Engineer 4 - Systems Design Engineer 5

Relocation Level

TBD

Benefits

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations, enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time‑off program and paid holidays.

Equal Opportunity Employment

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

1000 Micron Technology, Inc. • Richardson (TX)

On-site
USD 120,000 - 160,000
Medical, dental, and vision plans
Income protection benefits
Paid family leave
+1
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

Micron Technology, Inc • Folsom (CA)

On-site
USD 121,000 - 205,000
Senior SOC Physical Design Engineer, HBM
Senior SOC Physical Design Engineer, HBM

Micron Technology • Richardson (TX)

On-site
USD 90,000 - 120,000
Medical, dental, and vision plans
Paid time-off program
Paid family leave
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 121,000 - 205,000
Medical, dental, vision plans
Equity options
Paid time off
HBM SoC Physical Design Engineer
HBM SoC Physical Design Engineer

Micron Technology • Folsom (CA)

On-site
USD 121,000 - 205,000
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 177,000 - 334,000
Medical, dental, and vision plans
Paid family leave
Paid time-off
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology • Richardson (TX)

On-site
USD 177,000 - 334,000
Medical benefits
Dental benefits
Vision benefits
+1
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)
SoC Physical Design Engineer, Senior Member of Technical Staff (SMTS)

Micron Technology • Folsom (CA)

On-site
USD 177,000 - 334,000
Medical insurance
Dental insurance
Paid time-off
Staff Physical Design Engineer, HBM
Staff Physical Design Engineer, HBM

Micron Technology, Inc • Richardson (TX)

On-site
USD 140,000 - 210,000
Medical benefits
Dental benefits
Vision benefits
+1
Senior SOC Physical Design Engineer, HBM
Senior SOC Physical Design Engineer, HBM

1000 Micron Technology, Inc. • Richardson (TX)

On-site
USD 90,000 - 120,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program