Serdes Characterization & Post-Silicon Validation Engineer

K2 Space

Seattle (WA)

On-site

USD 170,000 - 250,000

Full time

12 days ago
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Health insurance
Hybrid work model
Equity

Job summary

K2 Space in Seattle, WA is seeking a hands-on SerDes Characterization & Post-Silicon Validation Engineer to bring up and validate high-speed SerDes interfaces in complex SoCs. You will work with SerDes/IP, mixed-signal, digital, firmware, SI/PI, package, board, and systems teams to move interfaces from first silicon through product integration.

The role involves building our high-speed test and validation capability, developing automated characterization environments, debugging link issues, and

Qualifications

  • BS/MS in Electrical Engineering, Computer Engineering, or a related field.
  • 5+ years of high-speed SerDes characterization, post-silicon validation, signal integrity, or related experience.
  • Strong understanding of NRZ/PAM4 signaling, equalization, CDR, jitter, BER, channel loss, and link budgets.
  • Hands-on experience with high-bandwidth equipment: oscilloscopes, BERTs, pattern generators, VNAs, and TDR/TDT.
  • Experience with eye diagrams, jitter decomposition, and stressed-eye testing.

Responsibilities

  • Lead post-silicon bring-up and characterization of NRZ and PAM4 SerDes, including 112G-class interfaces.
  • Develop and execute electrical characterization plans across lanes, data rates, voltage, temperature, channels, and operating conditions.
  • Characterize TX eye quality, jitter, output amplitude, linearity, equalization, RX sensitivity, BER, bathtub curves, CDR performance, and link margin.
  • Validate TX/RX equalization including FFE, CTLE, DFE, adaptation, and link-training behavior.
  • Perform BER and stress testing across representative and worst-case channels.
  • Debug complex link issues spanning SerDes IP, clocks, power, package, PCB/channel, firmware, and digital logic.
  • Correlate silicon measurements with SerDes models, simulations, and channel/SI analysis.
  • Partner with firmware and digital teams on SerDes configuration, initialization, diagnostics, adaptation, and system-level link bring-up.
  • Develop automated characterization environments using Python or similar scripting languages and instrument-control interfaces.
  • Support the transition from chip-level SerDes characterization to product integration and system-level validation.
  • Contribute to building the high-speed validation lab, equipment, test infrastructure, measurement methodology, and automation from the ground up.

Skills

High-speed SerDes characterization
Post-silicon validation
Signal integrity
NRZ/PAM4 signaling
Eye diagrams & jitter analysis
Python scripting & automation
Hardware debugging
Team collaboration

Education

BS/MS in Electrical/Computer Engineering or related field

Tools

Oscilloscopes
BERTs
Pattern generators
VNAs
TDR/TDT

Job description

Seattle, WA

K2 is building the largest and highest-power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by over $1 billion in total funding from leading investors including Altimeter Capital, ICONIQ, Kleiner Perkins, Lightspeed Venture Partners, Redpoint Ventures, and T. Rowe Price — and with over $1 billion in signed contracts across commercial and US government customers, we're mass-producing the highest-power satellite platforms ever built for missions from LEO to deep space.

The rise of heavy-lift launch vehicles is shifting the industry from an era of mass constraint to one of mass abundance, and we believe this new era demands a fundamentally different class of spacecraft. Engineered to survive the harshest radiation environments and to fully capitalize on today's and tomorrow's massive rockets, K2 satellites deliver unmatched capability at constellation scale and across multiple orbits.

With multiple launches in 2027 and plans to scale to 100 satellites a year, we're Building Bigger — helping develop the solar system and build toward a Kardashev Type II (K2) civilization. If you are a motivated individual who thrives in a fast-paced environment and you're excited about contributing to the success of a high-growth Series D-funded company, we'd love for you to apply.

About the Role

We are looking for a hands-on SerDes Characterization & Post-Silicon Validation Engineer to bring up, characterize, and validate high-speed SerDes interfaces in complex SoCs.

You will work closely with SerDes/IP, mixed-signal, digital, firmware, SI/PI, package, board, and systems teams to take high-speed interfaces from first silicon through product integration and system-level operation. You will also help build our high-speed test and validation capability from the ground up.

Responsibilities
  • Lead post-silicon bring-up and characterization of high-speed NRZ and PAM4 SerDes, including 112G-class interfaces.
  • Develop and execute electrical characterization plans across lanes, data rates, voltage, temperature, channels, and operating conditions.
  • Characterize TX eye quality, jitter, output amplitude, linearity, equalization, RX sensitivity, BER, bathtub curves, CDR performance, and link margin.
  • Validate TX/RX equalization including FFE, CTLE, DFE, adaptation, and link-training behavior.
  • Perform BER and stress testing across representative and worst-case channels.
  • Debug complex link issues spanning SerDes IP, clocks, power, package, PCB/channel, firmware, and digital logic.
  • Correlate silicon measurements with SerDes models, simulations, and channel/SI analysis.
  • Partner with firmware and digital teams on SerDes configuration, initialization, diagnostics, adaptation, and system-level link bring-up.
  • Develop automated characterization and regression environments for instrument control, data collection, analysis, and reporting.
  • Support the transition from chip-level SerDes characterization to product integration and system-level validation.
  • Contribute to building the high-speed validation lab, equipment, test infrastructure, measurement methodology, and automation from the ground up.
Qualifications
  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years of high-speed SerDes characterization, post-silicon validation, signal integrity, or related experience.
  • Strong understanding of high-speed serial-link fundamentals, including NRZ/PAM4 signaling, equalization, CDR, jitter, BER, channel loss, and link budgets.
  • Deep hands-on experience with high-bandwidth oscilloscopes, BERTs, pattern generators, VNAs, TDR/TDT, and high-speed electrical measurement equipment.
  • Experience with eye diagrams, jitter decomposition, bathtub curves, BER testing, stressed-eye testing, and receiver sensitivity characterization.
  • Strong understanding of package/PCB channels, insertion/return loss, crosstalk, reflections, and channel de-embedding.
  • Experience developing automated characterization environments using Python or similar scripting languages and instrument‑control interfaces.
  • Strong debugging skills across silicon, package, PCB, firmware, and system boundaries.
  • Ability to work closely with SerDes IP/design, SI, package, board, firmware, and digital teams.
Preferred Qualifications
  • Experience with 112G+ PAM4 SerDes characterization and validation.
  • Experience with Ethernet, PCIe, JESD204, Interlaken, or chip-to-chip interfaces.
  • Experience with compliance testing and high-speed interface standards.
  • Familiarity with SerDes behavioral/channel models and simulation-to-measurement correlation.
  • Experience with SerDes IP integration and validation from third-party IP vendors.
  • Experience with advanced package and high-loss PCB channels.
  • Familiarity with high-speed clocking, PLLs, reference-clock jitter, and power-supply noise effects on SerDes performance.
  • Experience with automated PVT characterization and large-scale measurement data analysis.
Compensation and Benefits
  • Base salary range for this role is $170,000 – $250,000 + equity in the company
  • Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level
  • Comprehensive benefits package including paid time off, medical/dental/vision coverage, life insurance, paid parental leave, and many other perks

If you don’t meet 100% of the preferred skills and experience, we encourage you to still apply! Building a spacecraft unlike any other requires a team unlike any other and non-traditional career twists and turns are encouraged!

If you need a reasonable accommodation as part of your application for employment or interviews with us, please let us know.

Export Compliance

As defined in the ITAR, “U.S. Persons” include U.S. citizens, lawful permanent residents (i.e., Green Card holders), and certain protected individuals (e.g., refugees/asylees, American Samoans). Please consult with a knowledgeable advisor if you are unsure whether you are a “U.S. Person.”

The person hired for this role will have access to information and items controlled by U.S. export control regulations, including the export control regulations outlined in the International Traffic in Arms Regulation (ITAR). The person hired for this role must therefore either be a “U.S. person” as defined by 22 C.F.R. § 120.15 or otherwise eligible for a federally issued export control license.

K2 Space is an Equal Opportunity Employer; employment with K2 Space is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

We value in-person collaboration, and this role requires in-office presence 3 days per week with periodic travel to K2's headquarters in Torrance, CA. Are you able to support this hybrid expectation? * Select...

Voluntary Self-Identification

For government reporting purposes, we ask candidates to respond to the below self-identification survey. Completion of the form is entirely voluntary. Whatever your decision, it will not be considered in the hiring process or thereafter. Any information that you do provide will be recorded and maintained in a confidential file.

As set forth in K2 Space ’s Equal Employment Opportunity policy,we do not discriminate on the basis of any protected group status under any applicable law.

If you believe you belong to any of the categories of protected veterans listed below, please indicate by making the appropriate selection. As a government contractor subject to the Vietnam Era Veterans Readjustment Assistance Act (VEVRAA), we request this information in order to measure the effectiveness of the outreach and positive recruitment efforts we undertake pursuant to VEVRAA. Classification of protected categories is as follows:

A “disabled veteran” is one of the following: a veteran of the U.S. military, ground, naval, or air service who is entitled to compensation (or who but for the receipt of military retired pay would be entitled to compensation) under laws administered by the Secretary of Veterans Affairs; or a person who was discharged or released from active duty because of a service-connected disability.

A “recently separated veteran” means any veteran during the three-year period beginning on the date of such veteran's discharge or release from active duty in the U.S. military, ground, naval, or air service.

An “active duty wartime or campaign badge veteran” means a veteran who served on active duty in the U.S. military, ground, naval, or air service during a war, or in a campaign or expedition for which a campaign badge has been authorized under the laws administered by the Department of Defense.

An “Armed forces service medal veteran” means a veteran who, while serving on active duty in the U.S. military, ground, naval or air service, participated in a United States military operation for which an Armed Forces service medal was awarded pursuant to Executive Order 12985.

Voluntary Self-Identification of Disability

Form CC-305 Page 1 of 1 OMB Control Number 1250-0005 Expires 07/31/2029

Why are you being asked to complete this form? We are a federal contractor or subcontractor. The law requires us to provide equal employment opportunity to qualified people with disabilities. We have a goal of having at least 7% of our workers as people with disabilities. The law says we must measure our progress towards this goal. To do this, we must ask applicants and employees if they have or have ever had a disability. People can become disabled, so we need to ask this question at least every five years.

Completing this form is voluntary, and we hope that you will choose to do so. Your answer is confidential. No one who makes hiring decisions will see it. Your decision to complete the form and your answer will not harm you in any way. If you want to learn more about the law or this form, visit the U.S. Department of Labor’s Office of Federal Contract Compliance Programs (OFCCP) website at www.dol.gov/ofccp .

How do you know if you have a disability? A disability is a condition that substantially limits one or more of your “major life activities.” If you have or have ever had such a condition, you are a person with a disability. Disabilities include, but are not limited to:

  • Alcohol or other substance use disorder (not currently using drugs illegally)
  • Autoimmune disorder, for example, lupus, fibromyalgia, rheumatoid arthritis, HIV/AIDS
  • Blind or low vision
  • Cancer (past or present)
  • Cardiovascular or heart disease
  • Celiac disease
  • Cerebral palsy
  • Deaf or serious difficulty hearing
  • Diabetes
  • Disfigurement, for example, disfigurement caused by burns, wounds, accidents, or congenital disorders
  • Epilepsy or other seizure disorder
  • Gastrointestinal disorders, for example, Crohn's Disease, irritable bowel syndrome
  • Intellectual or developmental disability
  • Mental health conditions, for example, depression, bipolar disorder, anxiety disorder, schizophrenia, PTSD
  • Missing limbs or partially missing limbs
  • Mobility impairment, benefiting from the use of a wheelchair, scooter, walker, leg brace(s) and/or other supports
  • Nervous system condition, for example, migraine headaches, Parkinson’s disease, multiple sclerosis (MS)
  • Neurodivergence, for example, attention‑deficit/hyperactivity disorder (ADHD), autism spectrum disorder, dyslexia, dyspraxia, other learning disabilities
  • Partial or complete paralysis (any cause)
  • Pulmonary or respiratory conditions, for example, tuberculosis, asthma, emphysema
  • Short stature (dwarfism)
  • Traumatic brain injury

Public burden statement: According to the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless such collection displays a valid OMB control number. This survey should take about 5 minutes to complete.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal ASIC Package Design Engineer
Principal ASIC Package Design Engineer

K2 Space • Seattle (WA)

Hybrid
USD 200,000 - 280,000
Comprehensive benefits
Senior FPGA & RTL Signal Processing Engineer (Hybrid)
Senior FPGA & RTL Signal Processing Engineer (Hybrid)

Silvus Technologies • Los Angeles (CA)

Hybrid
USD 125,000 - 195,000
Senior FPGA/RTL Engineer – Wireless MIMO (Hybrid LA)
Senior FPGA/RTL Engineer – Wireless MIMO (Hybrid LA)

Silvus Technologies • Irvine (CA)

Hybrid
USD 125,000 - 195,000
Senior Build Reliability Engineer
Senior Build Reliability Engineer

K2 Space • Los Angeles (CA)

On-site
USD 140,000 - 175,000
Paid time off
Medical/dental/vision coverage
Life insurance
+1
Embedded Software Engineer: Secure MANET & Linux Driver
Embedded Software Engineer: Secure MANET & Linux Driver

Silvus Technologies • Los Angeles (CA)

Hybrid
USD 66,235 - 92,726
Wireless Communication Systems Engineer
Wireless Communication Systems Engineer

Silvus Technologies • Irvine (CA)

On-site
USD 100,000 - 140,000
Principal Embedded Software Engineer
Principal Embedded Software Engineer

Silvus Technologies • Los Angeles (CA)

On-site
USD 165,000 - 258,000
Senior Wireless Communication Systems Engineer
Senior Wireless Communication Systems Engineer

Silvus Technologies • Los Angeles (CA)

On-site
USD 140,000 - 200,000
Radar R&D and Production Software Engineer
Radar R&D and Production Software Engineer

Chaos, Inc. • Hawthorne (CA)

On-site
USD 120,000 - 170,000
Health benefits
401k plan with company match
Free daily lunch
+1
Machine Learning Engineer
Machine Learning Engineer

Silvus Technologies • Los Angeles (CA)

On-site
USD 120,000 - 160,000