Senior TPM – Multi-Die Silicon Tape-Out Lead

Amazon

Cupertino (CA)

On-site

USD 204,000 - 275,000

Full time

5 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

RSUs
Health insurance
401(k) matching

Job summary

Amazon Annapurna Labs ML Accelerator team in Cupertino, CA seeks a Principal Technical Program Manager to own end-to-end program execution for a multi-die chiplet ML accelerator from RTL freeze through tape-out and into production readiness.

You will connect a broad set of engineering workstreams, identify the critical path weekly, and drive cross-functional decisions to keep the program on track across RTL, DV, physical design, packaging, power, infrastructure, and IP partners.

Qualifications

  • 10+ years managing complex technology projects.
  • Experience with engineering teams and complex silicon lifecycles.
  • Ability to build integrated schedules with dependency modeling.

Responsibilities

  • Own the integrated schedule and critical path across multiple die tape-outs.
  • Synthesize inputs from RTL/DV, physical design, packaging, power, infra, IP into one view.
  • Track verification convergence and guide engineering response when issues arise.
  • Manage external design partner interfaces and negotiate schedule trades.
  • Drive infrastructure readiness and IP deliveries with capacity planning.

Skills

Program management
Engineering collaboration
Technical communication
Schedule development
Dependency modeling
Cross-functional leadership

Job description

Amazon Annapurna Labs ML Accelerator team in Cupertino, CA seeks a Principal Technical Program Manager to own end-to-end program execution for a multi-die chiplet ML accelerator from RTL freeze through tape-out and into production readiness.

You will connect a broad set of engineering workstreams, identify the critical path weekly, and drive cross-functional decisions to keep the program on track across RTL, DV, physical design, packaging, power, infrastructure, and IP partners.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal TPM - AI Chip Silicon Tape-Out Lead
Principal TPM - AI Chip Silicon Tape-Out Lead

Amazon Inc. • Austin (TX)

On-site
USD 177,000 - 239,000
Lead TPM for Next-Gen ML Silicon & Tape-Out
Lead TPM for Next-Gen ML Silicon & Tape-Out

Amazon • Cupertino (CA)

On-site
USD 224,000 - 303,000
RSUs
Health insurance
401(k) matching
+1
Senior TPM: ML Accelerator Chip Lead
Senior TPM: ML Accelerator Chip Lead

Amazon Inc. • Austin (TX), Northern (KY)

Hybrid
USD 195,000 - 263,000
Senior Silicon TPM for ML Acceleration SoCs
Senior Silicon TPM for ML Acceleration SoCs

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 149,000 - 201,000
Health insurance
RSUs
Sign-on bonus
+3
Silicon TPM: Tapeout to Production
Silicon TPM: Tapeout to Production

Anthropic • New York (NY)

Hybrid
USD 365,000 - 435,000
Equity donation matching
Flexible working hours
Generous vacation and parental leave
+1
Senior TPM - VLSI/ASIC Tape-out Lead (Equity)
Senior TPM - VLSI/ASIC Tape-out Lead (Equity)

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 168,000 - 322,000
Equity availability
Benefits
Senior SoC Program Director – Multi‑Die Tapeout
Senior SoC Program Director – Multi‑Die Tapeout

Arm • Austin (TX)

Hybrid
USD 308,600 - 417,500
Hybrid work model
Remote TPM for SoC & Chiplet Programs
Remote TPM for SoC & Chiplet Programs

TylSemi, Inc. • San Jose (CA)

Hybrid
USD 180,000 - 240,000
AI-First Hardware TPM — Lead Silicon Photonics Tapeout
AI-First Hardware TPM — Lead Silicon Photonics Tapeout

Neurophos, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 260,000
Health plan coverage
HSA contributions
Unlimited PTO
+4
Semiconductor Program Lead - IC Design & Silicon Tapeout
Semiconductor Program Lead - IC Design & Silicon Tapeout

Omni Design • Milpitas (CA)

On-site
USD 140,000 - 200,000